Browse > Article
http://dx.doi.org/10.3837/tiis.2019.03.025

Identifying SDC-Causing Instructions Based on Random Forests Algorithm  

Liu, LiPing (Computer department, Beijing Institute of Technology)
Ci, LinLin (Computer department, Beijing Institute of Technology)
Liu, Wei (Computer department, Beijing Institute of Technology)
Yang, Hui (Computer department, Beijing Institute of Technology)
Publication Information
KSII Transactions on Internet and Information Systems (TIIS) / v.13, no.3, 2019 , pp. 1566-1582 More about this Journal
Abstract
Silent Data Corruptions (SDCs) is a serious reliability issue in many domains of computer system. The identification and protection of the program instructions that cause SDCs is one of the research hotspots in computer reliability field at present. A lot of solutions have already been proposed to solve this problem. However, many of them are hard to be applied widely due to time-consuming and expensive costs. This paper proposes an intelligent approach named SDCPredictor to identify the instructions that cause SDCs. SDCPredictor identifies SDC-causing Instructions depending on analyzing the static and dynamic features of instructions rather than fault injections. The experimental results demonstrate that SDCPredictor is highly accurate in predicting the SDCs proneness. It can achieve higher fault coverage than previous similar techniques in a moderate time cost.
Keywords
Fault tolerance; Error detection; Reliability; SDC-Causing instructions; Random forests;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Sundaram A, Aakel A, Lockhart D, et al., "Efficient fault tolerance in multi-media applications through selective instruction replication," in Proc. of The Workshop on Radiation Effects and Fault Tolerance in Nanometer Technologies, ACM, 339-346, 2008.
2 Hari S K S, Adve S V, Naeimi H., "Low-cost program-level detectors for reducing silent data corruptions," in Proc. of IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012), 1-12, 2012.
3 Thomas A, Pattabiraman K., "Error detector placement for soft computation," in Proc. of 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 1-12, 2013.
4 Xu X, Li M L., "Understanding soft error propagation using Efficient vulnerability-driven fault injection," in Proc. of IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012), 2012.
5 Hari S K S, Adve S V, Naeimi H, et al., "Relyzer: Application Resiliency Analyzer for Transient Faults," IEEE Micro, 33(3):58-66, 2013.   DOI
6 Li J, Tan Q., "SmartInjector: Exploiting intelligent fault injection for SDC rate analysis," in Proc. of IEEE International Symposium on Defect and Fault Tolerance in Vlsi and Nanotechnology Systems, IEEE, 236-242, 2013.
7 Feng S, Gupta S, Ansari A, et al., "Shoestring: probabilistic soft error reliability on the cheap," in Proc. of Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ACM, 385-396, 2010.
8 Pattabiraman K, Nakka N M, Kalbarczyk Z T, et al., "SymPLFIED: Symbolic Program-Level Fault Injection and Error Detection Framework," IEEE Transactions on Computers, 62(11):2292-2307, 2013.   DOI
9 Arasteh B, Bouyer A, Pirahesh S., "An efficient vulnerability-driven method for hardening a program against soft-error using genetic algorithm," Computers & Electrical Engineering, 48:25-43, 2015.   DOI
10 Breiman L., "Random Forests," Machine Learning, 45(1):5-32, 2001.   DOI
11 Ye Y, Li H, Deng X, et al., "Feature Weighting Random Forest for Detection of Hidden Web Search Interfaces," The Journal of Computational Linguistics and Chinese Language Processing, 13(4):387-404, 2008.
12 Pisinger D, Toth P., "Knapsack Problems," Handbook of Combinatorial Optimization, v.4 n.1(5):xx, 1998.
13 Chielle E, Azambuja J R, Barth R S, et al., "Evaluating Selective Redundancy in Data-flow Software-based Techniques," Radiation and ITS Effects on Components and Systems, 2012.
14 Weiser M., "Program slicing," IEEE Transactions on Software Engineering, SE-10(4):352-357, 1984.   DOI
15 Bhattacharya K, Ranganathan N. RADJAM, "A Novel Approach for Reduction of Soft Errors in Logic Circuits," in Proc. of 2009 22nd International Conference on VLSI Design, 453-458, 2009.
16 Racunas P, Constantinides K, Manne S, et al., "Perturbation-based Fault Screening," in Proc. of 2007 IEEE 13th International Symposium on High Performance Computer Architecture, 169-180, 2007.
17 Reis G A, Chang J, Vachharajani N, et al., "SWIFT: software implemented fault tolerance," in Proc. of International Symposium on Code Generation and Optimization, IEEE, 243-254, 2005.
18 Restrepocalle F, Martnezlvarez A, Cuencaasensi S, et al., "Selective SWIFT-R: A flexible software-based technique for soft error mitigation in low-cost embedded systems," Journal of Electronic Testing, 29(6):825-838, 2013.   DOI
19 Cong J, Gururaj K., "Assuring application-level correctness against soft errors," in Proc. of 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 47(10):150-157, 2011.
20 Rivers J A, Rivers J A, Rivers J A, et al., "Configurable Detection of SDC-causing Errors in Programs," Acm Transactions on Embedded Computing Systems, 16(3):88, 2017.
21 Cook J J, Zilles C., "A Characterization of Instruction-level Error Derating and its Implications for Error Detection," in Proc. of 2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN), 482-491, 2008.
22 Laguna I, Schulz M, Richards D F, et al., "IPAS: Intelligent protection against silent output corruption in scientific applications," in Proc. of IEEE/ACM International Symposium on Code Generation and Optimization, IEEE, 227-238, 2016.
23 Wei J, Thomas A, Li G, et al., "Quantifying the Accuracy of High-Level Fault Injection Techniques for Hardware Faults," in Proc. of IEEE/IFIP International Conference on Dependable Systems and Networks, IEEE Computer Society, 375-382, 2014.
24 Luk C K, Cohn R, Muth R, et al., "Pin:building customized program analysis tools with dynamic instrumentation," Acm Sigplan Notices, 40(6):190-200, 2005.   DOI
25 Henning J L., "SPEC CPU2006 benchmark descriptions," Acm Sigarch Computer Architecture News, 34(4):1-17, 2006.   DOI
26 Bailey D., "The NAS parallel benchmarks," International Journal of Supercomputer Applications, 2(4):158 - 165, 1991.
27 Hsueh M C, Tsai T K, Iyer R K., "Fault injection techniques and tools," Computer, 30(4):75-82, 1997.   DOI
28 J. A. Stratton, C. Rodrigrues, I.-J. Sung, N. Obeid, L. Chang, G. Liu, and W.-M. W. Hwu, "Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing," UIUC, Urbana, Tech. Rep. IMPACT-12-01, 2012.
29 Bienia C, Kumar S, Singh J P, et al., "The PARSEC benchmark suite:characterization and architectural implications," in Proc. of International Conference on Parallel Architectures and Compilation Techniques, IEEE, 72-81, 2017.