[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.3745/JIPS.03.0119

Implementation of Low Complexity FFT, ADC and DAC Blocks of an OFDM Transmitter Receiver Using Verilog

Joshi, Alok (Dept. of Electronics and Communication Engineering, Jaypee Institute of Information Technology)
Gupta, Dewansh Aditya (Cadence Design System)
Jaipuriyar, Pravriti (Cadence Design System)

Publication Information

Journal of Information Processing Systems / v.15, no.3, 2019 , pp. 670-681 More about this Journal

Abstract

Orthogonal frequency division multiplexing (OFDM) is a system which is used to encode data using multiple carriers instead of the traditional single carrier system. This method improves the spectral efficiency (optimum use of bandwidth). It also lessens the effect of fading and intersymbol interference (ISI). In 1995, digital audio broadcast (DAB) adopted OFDM as the first standard using OFDM. Later in 1997, it was adopted for digital video broadcast (DVB). Currently, it has been adopted for WiMAX and LTE standards. In this project, a Verilog design is employed to implement an OFDM transmitter (DAC block) and receiver (FFT and ADC block). Generally, OFDM uses FFT and IFFT for modulation and demodulation. In this paper, 16-point FFT decimation-in-frequency (DIF) with the radix-2 algorithm and direct summation method have been analyzed. ADC and DAC in OFDM are used for conversion of the signal from analog to digital or vice-versa has also been analyzed. All the designs are simulated using Verilog on ModelSim simulator. The result generated from the FFT block after Verilog simulation has also been verified with MATLAB.

Keywords

ADC; DAC; DFT; FFT; OFDM; Verilog;

Citations & Related Records

Times Cited By KSCI : 2 (Citation Analysis)

Reference
Cited By KSCI

1	M. Mohaisen, "A review of fixed-complexity vector perturbation for MU-MIMO," Journal of Information Processing Systems, vol. 11, no. 3, pp. 354-369, 2015. DOI
2	A. S. M. M. Rahaman, M. I. Islam, and M. R. Amin, "Selection of the best two-hop AF wireless link under multiple antenna schemes over a fading channel," Journal of Information Processing Systems, vol. 11, no. 1, pp. 57-75, 2015. DOI
3	N. Chide, S. Deshmukh, and P. B. Borole, "Implementation of OFDM system using IFFT and FFT," International Journal of Engineering Research and Applications (IJERA), vol.3, no. 1, pp. 2009-2014, 2013.
4	A. Fatima, "Design and simulation of 32-point FFT using radix-2 algorithm," IOSR Journal of Electrical and Electronics Engineering, vol. 9, no. 1, pp. 42-50, 2014. DOI
5	M. Merlyn, "FPGA implementation Of FFT processor with OFDM transceiver" in Proceedings of 2010 International Conference on Signal and Image Processing, Chennai, India, 2010, pp. 483-489.
6	F. Ahmed, M. L. Ali, and M. I. H. B. Asad, "Design of a high speed OFDM transmitter and receiver," in Proceedings of the 8th International Conference on Electrical and Computer Engineering, Dhaka, Bangladesh, 2014, pp. 425-428.
7	K. Mehta "High performance and area efficient correlation for IEEE 802.16 OFDM using FPGA," International Journal of Advanced Engineering and Research Development, vol. 2, no. 3, pp. 93-97, 2015.
8	A. D. Palekar and D. P. V. Ingole, "OFDM system using FFT and IFFT," International Journal of Advanced Research in Computer Science and Software Engineering, vol. 3, no. 12, pp. 675-679, 2013.
9	H. K. Sharma and A. K. Singh, "OFDM system using FFT and IFFT," Global Journal of Engineering, Science & Social Science Studies, vol. 1, no. 2, pp 202-208, 2015.
10	M. A. Mohamed, A. S. Samarah, and M. F. Allah, "Implementation of the OFDM physical layer using FPGA," International Journal of Computer Science Issues, vol. 9, no. 2, pp. 612-618, 2012.
11	S. Bouguezel, M. O. Ahmad, and M. N. S. Swamy, "Improved radix-4 and radix-8 FFT algorithms," in Proceedings of 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512), Vancouver, Canada, 2004, pp. 561-564.
12	K. M. Rao, V. R. Tejesvi, and G. A. Rao, "Verilog implementation of 32 point FFT using Radix-2 algorithm on FPGA technology," IOSR Journal of Electronics and Communication Engineering, vol. 9, no. 2, pp. 40-43, 2014.
13	N. V. Mahajan and J. S. Chitode, "Simple computation of DIT FFT," International Journal of Advanced Research in Computer Science and Software Engineering, vol. 4, no. 5, pp. 353-356, 2014.
14	R. Ramachandran and K. Vanmathi, "Simulation of radix-2 fast Fourier transform using Xilinx," International Journal of Computer Science Engineering (IJCSE), vol. 3, no. 2, pp. 125-130, 2014.
15	G. Suarez, "Behavioral Modeling of Data Converters using Verilog-A," Department of Electrical and Computer Engineering, University of Puerto Rico, Mayaguez. Puerto Rico, pp. 17-19, 2014.
16	J. Mentzer and T. Wey, "A Verilog mixed signal model of a 10-bit pipeline analog-to-digital converter," in Proceedings of 2006 IEEE International Behavioral Modeling and Simulation Workshop, San Jose, CA, 2006, pp. 115-119.
17	A. Ashraf, S. Ashraf, N. Z. Rizvi, and S. A. Dar, "Low power design of asynchronous SAR ADC," in Proceedings of 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 2016, pp. 4214-4219.
18	M. Shanmugasundaram and S. Pavan, "Rapid simulation of current steering digital-to-analog converters using Verilog-A," in Proceedings of IEEE Custom Integrated Circuits Conference 2006, San Jose, CA, 2006, pp. 201-204.
19	M. Santhanalakshmi and K. Yasoda, "Verilog-A implementation of energy-efficient SAR ADCs for biomedical application," in Proceedings of 2015 19th International Symposium on VLSI Design and Test, Ahmedabad, India, 2015, pp. 1-6.
20	S. S. Pujari, P. P. Muduli, A. Panda, R. Badhai, S. Nayak, and Y. Sahoo, "Design & implementation of FIR filters using on-board ADC-DAC & FPGA," in Proceedings of International Conference on Information Communication and Embedded Systems (ICICES2014), Chennai, India, pp. 1-6.