[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.3745/JIPS.04.0073

Development of Flash Memory Page Management Techniques

Kim, Jeong-Joon (Dept. of Computer Science and Engineering, Korea Polytechnic University)

Publication Information

Journal of Information Processing Systems / v.14, no.3, 2018 , pp. 631-644 More about this Journal

Abstract

Many studies on flash memory-based buffer replacement algorithms that consider the characteristics of flash memory have recently been developed. Conventional flash memory-based buffer replacement algorithms have the disadvantage that the operation speed slows down, because only the reference is checked when selecting a replacement target page and either the reference count is not considered, or when the reference time is considered, the elapsed time is considered. Therefore, this paper seeks to solve the problem of conventional flash memory-based buffer replacement algorithm by dividing pages into groups and considering the reference frequency and reference time when selecting the replacement target page. In addition, because flash memory has a limited lifespan, candidates for replacement pages are selected based on the number of deletions.

Keywords

Flash Memory; Page Replacement Algorithm; SSD;

Citations & Related Records

Reference

1	H. Li, C. Yang, and H. Tseng, "Energy-aware flash memory management in virtual memory system," Journal of IEEE Transactions on Very Large Scale Integration Systems, vol. 16, no. 8, pp. 952-964, 2008. DOI
2	A. Dan and D. Towsley, "An approximate analysis of the LRU and FIFO buffer replacement schemes," in Proceedings of ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Boulder, CO, 1990, pp. 143-152.
3	S. Jiang, F. Chen, and X. Zhang, "CLOCK-Pro: an effective improvement of the CLOCK replacement," in Proceeding of the USENIX Annual Technical Conference, Anaheim, CA, 2005, pp. 323-336.
4	S. Jiang and X. Zhang, "LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance," in Proceeding of ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Marina Del Rey, CA, 2002, pp. 31-42.
5	T. Johnson and D. Shasha, "2Q: a low overhead high performance buffer management replacement algorithm," in Proceeding of the 20th International Conference on Very Large Data Bases, Santiago de Chile, Chile, 1994, pp. 439-450.
6	E. O'Neil, P. E. O'Neil, and G. Weikum, "The LRU-K page replacement algorithm for database disk buffering," in Proceeding of ACM SIGMOD International Conference on Management of Data, Washington, DC, 1993, pp. 297-306.
7	H. Jung, H. Shim, S. Park, S. Kang, and J. Cha, "LRU-WSR: integration of LRU and writes sequence recording for flash memory," Journal of IEEE Transactions on Consumer Electronics, vol. 54, no. 3, pp. 1215-1223, 2012.
8	Z. Li, P. Jin, X. Su, K. Cui, and L. Yue, "CCF-LRU: a new buffer replacement algorithm for flash memory," Journal of IEEE Transactions on Consumer Electronics, vol. 55, no. 3, pp. 1351-1359, 2009. DOI
9	G. Xu, F. Lin, and Y. Xiao, "CLRU: a new page replacement algorithm for NAND flash-based consumer electronics," Journal of IEEE Transactions on Consumer Electronics, vol. 60, no. 1, pp. 38-44, 2014. DOI
10	S. Y. Park, D. Jung, J. U. Kang, J. S. Kim, and J. Lee, "CFLRU: a replacement algorithm for flash memory," in Proceeding of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, Seoul, Korea, 2006, pp. 234-241.
11	M. Lin, S. Chen, G. Wang, and T. Wu, "HDC: an adaptive buffer replacement algorithm for NAND flash memory-based databases," Optik-International Journal for Light and Electron Optics, vol. 125, no. 3, pp. 1167-1173, 2014. DOI
12	X. Su, P. Jin, X. Xiang, K. Cui, and L. Yue, "Flash-DBSim: a simulation tool for evaluating flash-based database algorithms," in Proceedings of International Conference on Computer Science and Information Technology, Beijing, China, 2009, pp. 185-189.
13	S. Ahn. S. Hyun. T. Kim, and H. Bahn, "A compressed file system manager for flash memory based consumer electronics devices," Journal of IEEE Transactions on Consumer Electronics, vol. 59, no. 3, pp. 544-549, 2013. DOI