1 |
V. Pankratius and A. R. Adl-Tabatabai, "A study of transactional memory vs. locks in practice," in Proceedings of the 23rd Symposium on Parallelism in Algorithms and Architectures, San Jose, CA, 2011, pp. 43-52.
|
2 |
L. Dalessandro, M. F. Spear, and M. L. Scott, "NOrec: streamlining STM by abolishing ownership records," in Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Bangalore, India, 2010, pp. 67-78..
|
3 |
N. Diegues and P. Romano, "Self-tuning intel transactional synchronization extensions," in Proceedings of the 11th International Conference on Autonomic Computing, Philadelphia, PA, 2014, pp. 209-219.
|
4 |
J. Vermorel and M. Mohri, "Multi-armed bandit algorithms and empirical evaluation," in European Conference on Machine Learning. Heidelberg: Springer, 2005, pp. 437-448.
|
5 |
L. C. Baird and A. W. Moore, "Gradient descent for general reinforcement learning," In Advances in Neural Information Processing Systems, vol. 11, pp. 968-974, 1999.
|
6 |
L. Dalessandro, F. Carouge, S. White, Y. Lev, M. Moir, M. L. Scott, and M. F. Spear, "Hybrid norec: a case study in the effectiveness of best effort hardware transactional memory," ACM SIGARCH Computer Architecture News, vol. 39, no. 1, pp. 39-52, 2011.
DOI
|
7 |
R. N. Zare, Angular Momentum: Understanding Spatial Aspects in Chemistry and Physics. New York, NY: Wiley, 2011.
|
8 |
H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni, "PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms," in Proceedings of the 2014 IEEE 20th Real-Time and Embedded Technology and Applications Symposium, Berlin, Germany, 2014, pp. 155-166.
|
9 |
S. Ghemawat and P. Menage, "TCMalloc: thread-caching Malloc," [Online]. Available: http://googperftools.sourceforge.net/doc/tcmalloc.html.
|
10 |
C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun, "STAMP: Stanford transactional applications for multi-processing," in Proceedings of IEEE International Symposium on Workload Characterization, Seattle, WA, 2008, pp. 35-46.
|
11 |
M. Herlihy and J. E. B. Moss, "Transactional memory: architectural support for lock-free data structures," in Proceedings of the 20th International Symposium on Computer Architecture, San Diego, CA, 1993, pp. 289-300.
|