1 |
P. M. Gouker, B. Tyrrell, M. Renzi, C. Chen, P. Wyatt, J. R. Ahlbin et al., "SET characterization in logic circuits fabricated in a 3DIC technology," IEEE Transactions on Nuclear Science, vol. 58, no. 6, pp. 2555-2562, 2011.
DOI
|
2 |
M. Jung, J. Mitra, D. Z. Pan, and S. K. Lim, "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC," Communications of the ACM, vol. 57, no. 1, pp. 107-115, 2014.
DOI
|
3 |
K. Athikulwongse, J. S. Yang, D. Z. Pan, and S. K. Lim, "Impact of mechanical stress on the full chip timing for through-silicon-viabased 3-D ICs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 6, pp. 905-917, 2013.
DOI
|
4 |
G. Van der Plas, P. Limaye, I. Loi, A. Mercha, H. Oprins, C. Torregiani et al., "Design issues and considerations for low-Cost 3D TSV IC technology," in Proceedings of 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2010.
|
5 |
S. K. Lim, "Research needs for TSV-based 3D IC architectural floorplanning," Journal of Information and Communication Convergence Engineering, vol. 12, no. 1, pp. 46-52, 2014.
DOI
|
6 |
P. M. Gouker, B. Tyrrell, R. D'Onofrio, P. Wyatt, T. Soares, W. Hu, et al., "Radiation effects in 3D integrated SOI SRAM circuits," IEEE Transactions on Nuclear Science, vol. 58, no. 6, pp. 2845- 2854, 2011.
DOI
|
7 |
R. Kirschman, "Low-temperature electronics," IEEE Circuits and Devices Magazine, vol. 6, no. 3, pp. 12-24, 1990.
|