1 |
M. Murugesan, H. Kino, A. Hashiguchi, C. Miyazaki, H. Shimamoto, H. Kobayashi, T. Fukushima, T. Tanaka, and M. Koyanagi, "High density 3D LSI technology using W/Cu hybrid TSVs," in Proceedings of 2011 IEEE International Electron Devices Meeting (IEDM), Washington, DC, pp. 1-4, 2011.
|
2 |
M. Motoyoshi, J. Takanohashi, T. Fukushima, Y. Arai, and M. Koyanagi, "Stacked SOI pixel detector using versatile fine pitch μbump technology," in Proceedings of 2011 IEEE International 3D Systems Integration Conference (3DIC), Osaka, Japan, pp. 1-4, 2011.
|
3 |
C. K. Lee, C. J. Zhan, J. Lau, Y. J. Huang, H. C. Fu, J. H. Huang, Z. C. Hsiao, S. W. Chen, S. Y. Huang, C. W. Fan, et al., "Wafer bumping, assembly, and reliability assessment of μbumps with 5 μm pads on 10 μm pitch for 3D IC integration," in Proceedings of 2012 IEEE 62nd Electronic Components and Technology Conference (ECTC), San Diego, CA, pp. 636-640, 2012.
|
4 |
OpenCores [Online]. Available: http://opencores.org/.
|
5 |
Synopsys, 32/28 nm Generic Library [Online]. https://www.synopsys.com/COMMUNITY/UNIVERSITYPROGRAM/Pages/32-28nm-generic-library.aspx.
|
6 |
D. H. Kim, K. Athikulwongse, and S. K. Lim, "A study of Through-Silicon-Via impact on the 3D stacked IC layout," in Proceedings of the 2009 International Conference on ComputerAided Design, San Jose, CA, pp. 674-680, 2009.
|
7 |
T. Song, A. Nieuwoudt, Y. S. Yu, and S. K. Lim, "Coupling capacitance in face-to-face (F2F) bonded 3D ICs: trends and implications," in Proceedings of 2015 IEEE 65th Electronic Components and Technology Conference (ECTC), San Diego, CA, pp. 529-536, 2015.
|
8 |
M. Jung, T. Song, Y. Wan, Y. Peng, and S. K. Lim, "On enhancing power benefits in 3D ICs: block folding and bonding styles perspective," in Proceedings of the 51st Annual Design Automation Conference (DAC), San Francisco, CA, pp. 1-6, 2014.
|