1 |
Bluespec System Verilog Reference Guide, Revision 2012 [Internet], Available: http://www.bluespec.com.
|
2 |
S. Moon, "System Verilog-based approach of a design of multiplication server farms," in Proceedings of the 4th International Conference on Ubiquitous and Future Networks, Phuket, Thailand, pp. 478-479, 2012.
|
3 |
S. Moon, "Design of an FPGA-based IP using SPARTAN-3E embedded system," Journal of Maritime Information and Communication Sciences, vol. 9, no. 4, pp. 428-430, 2011.
과학기술학회마을
DOI
ScienceOn
|
4 |
S. Moon, B. Moon, and Y. Lee, "Design of a full-custom 17b*17b multiplier and its efficient test methodology," Journal of Korea Information and Communication Society, vol. 26, no. 3B, pp. 362-368, 2001.
과학기술학회마을
|
5 |
M. Lipovaca, Learn You A Haskell for Great Good: A Beginner's Guide. San Francisco, CA: No Starch Press, 2011.
|
6 |
Wikipedia, Guarded command language [Internet], Available: http://en.wikipedia.org/wiki/Guarded_Command_Language.
|
7 |
Wikipedia, Hoare logic [Internet], Available: http://en.wikipedia.org /wiki/Hoare_logic.
|
8 |
N. Dave, "Designing a reorder buffer in Bluespec," in Proceedings of the 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design, San Diego: CA, pp. 93-102, 2004.
|
9 |
S. S. Keller, NIST-recommended random number generator based on ANSI X9.31 appendix A.2.4 using the 3-key triple DES and AES algorithms [Internet], Available: http://csrc.nist.gov/groups/STM/cavp/documents/rng/931rngext.pdf.
|
10 |
S. Drimer, T. Guneysu, and C. Parr, "DSPs, BRAMs, and a pinch of logic: extended recipes for AES on FPGAs," ACM Transactions on Reconfigurable Technology and Systems, vol. 3, no. 1, article no. 3, 2010.
|