1 |
A. M. Abo and P. R. Gray, "A 1.5V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 599-606, 1999.
DOI
ScienceOn
|
2 |
S. C. Lee, K. D. Kim, J. K. Kwon, J. Kim, and S. H. Lee, "A 10- bit 400-MS/s 160-mW 0.13-/spl mu/m CMOS dual-channel pipeline ADC without channel mismatch calibration," IEEE Journal of Solid-State Circuits, vol. 41, no. 7, pp. 1596-1605, 2006.
DOI
ScienceOn
|
3 |
H. C. Choi, Y. J. Kim, M. H. Lee, Y. L. Kim, and S. H. Lee, "A 12b 50 MS/s 10.2 mA 0.18 CMOS Nyquist ADC with a fully differential class-AB switched OP-AMP," Proceedings of the IEEE Symposium on VLSI Circuits, Honolulu: Hawaii, pp. 220- 221, 2008.
|
4 |
P. Huang, S. Hsien, V. Lu, P. Wan, S. C. Lee, W. Liu, B. W Chen, Y. P. Lee, W. T. Chen, T. Y. Yang, G. K. Ma, and Y. Chiu, "SHA-less pipelined ADC converting 10th Nyquist band with insitu clock-skew calibration," Proceeding of the IEEE Custom Integrated Circuits Conference, San Jose: CA, pp. 1-4, 2010.
|
5 |
S. H. Kim, Y. H. Lee, H. J. Chung, and Y. C. Jang, "A bootstrapped analog switch with constant on-resistance," IEICE Transaction on Electronics, vol. E94C, no. 6, pp. 1069-1071, 2011.
|