1 |
P.Rosinger,P.T. Gonciari, B.M. Al-Hashimi and N.Nicolici, "Simultaneously reduction in volume of test data and power dissipation for systems-on-a-chip," Electronics Letters, Vol.37, No.24, pp. 1434-1436, Nov. 2001.
DOI
ScienceOn
|
2 |
V. Dabhokar, S.Chakravarty, I.Pomeranz and S.M. Reddy, "Techniques for minimizing power dissipation in scan and combinational circuits during test application," IEEE Trans. Comput.-Aided Des. Pp 1325-1333, 1998.
|
3 |
P.Rosinger,P.T. Gonciari, B.M. Al-Hashimi and N.Nicolici, "Simultaneously reduction in volume of test data and power dissipation for systems-on-a-chip," Electronics Letters, Vol.37, No.24, pp. 1434-1436, Nov. 2001
DOI
ScienceOn
|
4 |
L. Whetsel, Addressable Test Ports -an Approach to Testing Embedded Cores. In Proc. IEEE International Test Conference, pages 1055-1064, 1999.
|
5 |
P.Girard. Low Power Testing of VLSI Circuits: Problems and Solutions. In Proc, IEEE International Symposium on Quality Electronic Design, pages 173-179, 2000.
|
6 |
S. Wang and S.K. Gupta, "ATPG for heat dissipation minimization during test application," IEEE Transactions on Computers, pp. 256-262, 1998.
|
7 |
A.Chandra and K. Chakrabarty, "System-on-a-chip test data compression and decompression architectures based on Golomb codes," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No.3, pp. 355-368, March 2001.
DOI
ScienceOn
|
8 |
A. Chandra and K. Chakrabarty, "Combining low-power scan testing and test data compression for system-on-a-chip," Proc. IEEE/ACM Design Automation Conference (DAC), pp. 166-169, June 2001.
|
9 |
S. Wang and S.K. Gupta, "ATPG for heat dissipation minimization during test application," IEEE Transactions on Computers, pp. 256-262, 1998.
|