Browse > Article
http://dx.doi.org/10.17703/IJACT.2021.9.4.282

A Study on Effect of Code Distribution and Data Replication for Multicore Computing Architectures  

Cho, Doosan (Dept. of Electrical and Electronic Engineering, Sunchon National Univ.)
Publication Information
International Journal of Advanced Culture Technology / v.9, no.4, 2021 , pp. 282-287 More about this Journal
Abstract
A multicore system must be able to take full advantage of the program's instruction and data parallelism. This study introduces the data replication technique as a support technique to maximize the program's instruction and data parallelism. Instruction level parallelism can be limited by data dependency. In this case, if data is replicated to each processor core and used, instruction level parallelism can be used to the maximum. The technique proposed in this study can maximize the performance improvement effect when applied to scientific applications such as matrix multiplication operation.
Keywords
Memory; compiler; optimization; data allocation; loop pipelining; program transformation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Cho, "A Study on Improvement of Low-power Memory Architecture in IoT/edge Computing," Journal of the Korean Society of Industry Convergence, Vol. 24, No. 1, pp. 69-77, Feb. 2021. DOI: https://doi.org/ 10.21289/KSIC.2021.24.1.69   DOI
2 J. Yoon, D. Cho, "Improving memory system performance for multimedia applications," Multimedia Tools and Applications, Vol. 76, No. 4, pp. 5951-5963, 2017. DOI: https://doi.org/10.1007/s11042-015-2807-y   DOI
3 J. Cho, D. Cho, Y. Kim "Study on LLVM application in Parallel Computing System," The Journal of the Convergence on Culture Technology, Vol. 5, No. 1, pp. 395-399, Feb. 2019.   DOI
4 D. Cho, "Study on Memory Performance Improvement based on Machine Learning," The Journal of the Convergence on Culture Technology, Vol. 7, No. 1, pp. 615-619, Feb. 2021.   DOI
5 D. Cho, "Memory Design for Artificial Intelligence," International Journal of Internet, Broadcasting and Communication, Vol. 12, No. 1, pp. 90-94, Dec. 2020. DOI : https : //doi.org/10.7236/IJIBC.2020.12.1.90   DOI
6 J. Cho, J. Lee, D. Cho, "Efficient memory design for medical database," Basic & Clinical Pharmacology & Toxicology, Vol. 125, pp. 198, July. 2019.
7 J. Cho, J. Lee, D. Cho, "Low-End Memory Subsystem Optimization Process," International Journal of Smart Home, Vol. 13, No. 2, pp. 11-16, Oct. 2019. DOI: http://dx.doi.org/10.21742/ijsh.2019.13.2.02   DOI
8 J. Cho, D. Cho, "Development of a Prototyping Tool for New Memory Subsystem," International Journal of Internet, Broadcasting and Communication, Vol. 11, No. 1, pp. 69-74, Jan. 2019.   DOI
9 J. Cho, J. Yoon and D. Cho, "Improvement Energy Efficiency for a Hybrid Multibank Memory in Energy Critical Applications," Technical gazette, vol.27, no. 6, pp. 1946-1955, 2020.
10 J. Yoon, D. Cho, "A spill data aware memory assignment technique for improving power consumption of multimedia memory systems," Multimedia Tools and Applications, Vol. 78, No. 5, pp. 5463-5478, Mar. 2019. DOI: https://doi.org/10.1007/s11042-018-6783-x   DOI