1 |
R. Shalem, E. John, L. K. John, 'A Novel Low Power Energy Recovery Full Adder Cell,' Proceedings of the IEEE Great Lakes Symposium of VLSI, pp. 380-383, February 1999
DOI
|
2 |
N. Weste and Eshraghian, Principles of CMOS VLSI Design, A System Perspective, MA Addision- Wesley, 1993
|
3 |
A. P. Chandrakasan, S. Sheng and R. W. Brodersen, 'Low Power CMOS Digital Design,' IEEE Journal of Solid State Circuits, Vol. 27, No. 4, pp. 473-483, April 1992
DOI
ScienceOn
|
4 |
R. Zimmermann and W. Fichtner, 'Low Power Logic Styles: CMOS Versus Pass- Transistor Logic,' IEEE Journal of Solid State Circuits, Vol. 32, pp. 1079-1089, 1997
DOI
ScienceOn
|
5 |
JU. Wang. S. Fang and W. Feng, 'New Efficient Designs for XOR and XNOR functions on Transistor Level,' IEEE Journal of Solid State Circuits, Vol. 29, No. 7, pp. 780-786, July 1994
DOI
ScienceOn
|
6 |
A. Al-Sheraidah, 'Novel Multiplexer- Based Architecture for Full Adder Design,' MS Thesis, Florida Atlantic University, August 2000
|
7 |
Nagendra, M. J. Irwin and R.M.Owens, 'Area Time-Power- Tradeoff in Parallel Adders,' IEEE Circuits and System II, Vol 43, No. 10, pp 689-702
DOI
ScienceOn
|
8 |
J. M. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice Hall, 1995
|
9 |
K. Yano, 'Top Down Pass Transistor Logic Design,' IEEE Journal of Solid State Circuits, Vol. 32 No. 7, pp. 1079-1089
DOI
ScienceOn
|
10 |
A. Agarwal, 'Low Power Design of an ALU,' MS Thesis, Florida Atlantic University, August 2003
|