1 |
X. Gai, G. Liu, S. Chartier, A. Trasser, and H. Schumacher, "A PLL with ultra low phase noise for millimeter wave applications," in Proceeding of the 40th European Microwave Conference (EuMC), Paris, France, 2010, pp. 69-72.
|
2 |
W. I. Chang and C. S. Park, "Implementation of a PLDRO with a fractional multiple frequency of reference," Progress in Electromagnetics Research Letters, vol. 46, pp. 13-18, 2014.
|
3 |
A. Lazaro, D. Girbau, P. De Paco, and L. Pradell, "Low cost PLDROs for LMDS/MVDS applications for 40 GHz band," in Proceedings of the 32nd European Microwave Conference (EuMC), Milan, Italy, 2002, pp. 1-4.
|
4 |
Performance characteristics for intermediate data rate digital carriers using convolutional encoding/Viterbi encoding and QPSK modulation (QPSK/IDR), Intelsat Earth Station Standards, IESS-308, 1998.
|
5 |
S. Long, "Phase locked loop circuits," UCSB/ECE Department, 2008 [Online]. Available: http://www.ece.ucsb.edu/Faculty/rodwell/Classes/ece218b/notes/PLL_intro_FMD_FS.pdf.
|
6 |
K. K. Kan, "A 2-V 1.8-GHz fully-integrated CMOS frequency synthesizer for DCS-1800 wireless systems," PhD dissertation, Hong Kong University of Science and Technology, 1999.
|
7 |
B. Razavi, "A study of phase noise in CMOS oscillators," IEEE Journal of Solid-State Circuit, vol. 31, no. 3, pp. 331-343, 1996.
DOI
|
8 |
A. Brillant, "Understanding phase-locked DRO design aspects," Microwave Journal, vol. 42, no. 9, p. 22, 2000.
|