[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.5370/JEET.2018.13.1.362

FPGA Implementation of Diode Clamped Multilevel Inverter for Speed Control of Induction Motor

Kuppuswamy, C.L. (Satyabhama University)
Raghavendiran, T.A. (Satyabhama University)

Publication Information

Journal of Electrical Engineering and Technology / v.13, no.1, 2018 , pp. 362-371 More about this Journal

Abstract

This work proposes FPGA implementation of Carrier Disposition PWM for closed loop seven level diode clamped multilevel inverter in speed control of induction motor. VLSI architecture for carrier Disposition have been introduced through which PWM signals are fed to the neutral point seven level diode clamped multilevel using which the speed of the induction motor is controlled. This proposed VLSI architecture makes the power circuit to work better with reduced stresses across the switches and a very low voltage and current total harmonic distortion (THD). The output voltages, currents, torque & speed characteristics for seven level neutral point diode clamped multilevel inverter for AC drive was studied. It has observed the proposed scheme introduces less distortion and harmonics. The results were validated using real time results.

Keywords

VLSI Architecture for PD carrier PWM; FPGA; Diode clamped MLI; Total Harmonic distortion;

Citations & Related Records

Reference

1	Marchesoni, M., Mazzucchelli, M. and Tenconi, S., "A nonconventional power converter for plasma stabilization," IEEE Trans. on Power Elect., vol. 5, no. 2, pp. 212-219, April 1990.
2	Min, W., Min .J. and Choi, J., "Control of STATCOM using cascade multilevel inverter for high power application," in Proc. IEEE-PEDS, pp. 871-876, July 1999.
3	Osman, R. H., "Medium-voltage drive utilizing seriescell multilevel topology for outstanding power quality," in Proc. IEEE-IAS, pp. 2662-2669, October 1999.
4	E. Cengelci, S. U. Sulistijo, B. O. Woom, P. Enjeti, R. Teodorescu, and F. Blaabjerg, "A New Medium Voltage PWM Inverter Topology for Adjustable Speed Drives," in Conf. Rec. IEEE-IAS Annu. Meeting, St. Louis, MO, pp. 1416-1423, June 1999.
5	H. L. Liu, G. H. Cho, "Three-Level Space Vector PWM in Low Index Modulation Region Avoiding Narrow Pulse Problem," IEEE Transactions on Power Electronics, vol. 9, no. 5, pp. 481-486, September 1994. DOI
6	Sanoop P, Vinita Chellappan, "Seven Level Inverter Topologies: A Comparative Study," International Journal of Innovative Research in Electrical, Electronics and Instrumentation and Control Engineering, vol. 3, Special no. 1, pp. 148-160, February 2016.
7	Usha V, Pavitha S, Shanmathy M, "Advanced Harmonic Elimination Techniques analysis for various Neutral Point Clamped Inverter Fed Induction Motor drives," International Journal of Advanced Research in Education & Technology, vol. 4, no. 2, pp. 191-195, June 2017.
8	B.S. Jin, W.K. Lee, T.J. Kim, D.W. Kang, and D.S. Hyun, "A Study on the multi carrier PWM methods for voltage balancing of flying capacitor in the flying capacitor multilevel inverter," in proc. IEEE Ind. Electron.Conf., pp. 721-726, November 2005.
9	Ki-Seon Kim, Young-Gook Jung, and Young-Cheol Lim, Member, IEEE "A New Hybrid Random PWM Scheme," IEEE Transactions on Power Electronics, vol. 24, no. 1, January 2009.
10	R.G. Shriwastavaa, M.B. Daigavaneb, P.M. Daigavanec, "Simulation Analysis of Three Level Diode Clamped Multilevel Inverter Fed PMSM Drive Using Carrier Based Space Vector Pulse Width Modulation (CBSVPWM)," International Conference on Communication, Computing and Virtualization 2016, Procedia Computer Science, vol. 79, pp. 616-623, June 2016.
11	Swathy C. S., Reshma Ravi, Swetha K. S., "Study of Multilevel Inverter Topologies and Modulation Techniques," International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol. 5, no. 3, pp. 1973-1978, March 2016.
12	Pairote Thongprasri, "Capacitor balancing in DC link five level full bridge diode clamped multilevel inverter," Indian Journal of pure and applied physics, vol. 54, pp. 73-80, January 2016.
13	Hammond, P.W., "Four-quadrant AC-AC drive and method," U.S. Patent 6 166 513, Dec.2000.
14	Horn, A., Wilkinson, R.H. and Enslin, T.H.R., "Evaluation of converter topologies for improved power quality in DC traction substations," in Proc. IEEE-ISIE, pp. 802-807, June 1996.
15	Joachim Holtz, "Optimal control of a dual three-level inverter system for medium-voltage drives," IEEE Trans. Ind. Appl., vol. 46, no. 3, October 2008.