1 |
Gourab Majumdar, Tadaharu Minato, "Recent and future IGBT evolution", Power Conversion Conference proceedings, pp. 355-359, 2007.
|
2 |
B. J. Baliga, "Power semiconductor devices", PWS Publishing Company, 1996.
|
3 |
A. G. Chynoweth, "ionization rates for electrons and holes in silicon", Physical Review, Vol. 109, No. 5, pp. 1537-1540, 1958
DOI
|
4 |
B. Q. Tang, Y. M. Gao, J. S. Luo "The quasi-threedimensional optimum analysis of breakdown voltage of floating field-limiting rings", Solid-Stage Electronics, Vol. 41, No. 11, pp. 1821-1824, 1997.
DOI
ScienceOn
|
5 |
S. M. Sze, G. Gibbons, "Effect of junction curvature on breakdown voltage in semiconductors", Solid-State Electronics, Vol. 9, pp. 831-845, 1966.
DOI
ScienceOn
|
6 |
S. M. Sze, Kwok. K. Ng, "Physics of semiconductor devices", John Wiley & Sons, 2007.
|
7 |
David C. Sheridan, GuofuNiu, J. Neil Merrett, John D. Cressler, Charles Ellis, Chin-Che Tin, "Design and fabrication of planar guard ring termination for highvoltage SiC diodes", Solid-State Electronics, 44, pp. 1367-1372, 2000
DOI
ScienceOn
|
8 |
G. Charitat et al., "A new junction termination technique for power device : RESURF LDMOS with SIPOS layer", ISPSD'92 Proceedings, pp. 213-216, 1992
|
9 |
J. A. Appels, et al, "Thin layer high-voltage devices (RESURF devices)", philips J. Res., Vol. 35, pp. 1-13, 1980
|
10 |
D Jaume, et al., "High voltage planar devices using field plate and semi-resistive layers", IEEE Trans. Electron Devices, Vol. 38, No. 7, pp. 1681-1684, 1991
DOI
ScienceOn
|
11 |
T. Matsushita, T. Mihara, H. Yamoto, H. Hayashi, M. Okayama, Y. kawana, "Semi-insulating polycrystalline silicon(SIPOS) passivation technology", Jap J. Appl. Phys. Suppl., Vol. 15, pp. 35-40, 1976
DOI
|
12 |
S. Colak, et al., "Lateral DMOS power transistor design", IEEE Electron Device Letters. Vol. EDL_1, pp. 51-53, 1980
|
13 |
A. W. Ludikhuize, "A versatile 700-1200V IC process for analog and switching applications", IEEE Trans. Electron Devices, Vol. 38, pp. 1582-1589, 1991
DOI
ScienceOn
|
14 |
Chyn-Yen Chang, C. T. Sune, "An analytic approach for optimal field ring spacing of a diode under punchthrough operation", Electron Device Letters, Vol. EDL_7, No. 1, pp. 35-37, 1986
|
15 |
Jin He, Mansun Chan, Xing Zhang, Yangyuan Wang, "A new analytic method to design multiple floating field limiting rings of power devices", Solid-State Electronics 50, pp. 1375-1381, 2006
DOI
ScienceOn
|
16 |
Dong-Gun Bae, Sang-Koo Chung, "An analytic model of planar junctions with multiple floating field limiting rings", Solid-State Electronics Vol. 42, No. 3, pp. 349-354, 1998
DOI
ScienceOn
|
17 |
Han Sin Lee, Yo Han Kim, Ey Goo Kang and Man Young Sung, "Design and Analysis of SiO2/P+ Collector IGBT Applicable to 1700 V High Voltage", ICSE'06 Proceedings, pp. 489-492, 2006
|
18 |
V. Boisson, M. Le Helley, and J. P. Chante, "Analytical expression for the potential of guard rings of diodes operating in the punchthrough mode", IEEE Transactions on Electron Devices, Vol. ED_32, No. 4, pp. 838-840, 1985
|
19 |
K. R. Davis, R. D. Schrimpf, F. E. Cellier, and K. F. Galloway, "The effect of ionizing radiation on power- MOSFET termination structures", IEEE transaction on nuclear science, Vol. 36. No. 6, pp. 2104-2109, 1989
DOI
ScienceOn
|
20 |
Yo Han Kim, Han Sin Lee, Young Mok Kim, Sin su Kyung, Ey Goo Kang, Man Young Sung, "A New Edge Termination Technique to Improve Voltage Blocking Capability and Reliability of Field Limiting Rings for Power Devices", ICICDT'08 Proceedings, pp. 71-74, 2008
|
21 |
Jin He, Ru Huang, Xing Zhang, Yang Yuan Wang, X.B. Chen, "Analytical model of three-dimensional effect on voltage and edge peak field distributions and optimal space for planar junction with a single field limiting ring", Solid-State Electronics 45, pp.79-85, 2001
DOI
ScienceOn
|