Browse > Article

CMOS Inverter Delay Model Using the Triangle-shaped Waveform of Output Current  

Choi, Deuk-Sung (Dept. of Electronic & Information Engineering, YNC)
Publication Information
전자공학회논문지 IE / v.48, no.3, 2011 , pp. 1-9 More about this Journal
Abstract
In this paper, we develop an analytical expression for the propagation delay of submicrometer CMOS inverter using the triangle-shaped waveform of output current and two fitting parameters. Our model shows that simulation results are well in accordance with HSPICE results. Maximum simulation errors of total inverter delay and jitter are below 0.6% and 2.8%, respectively. Comparing with previous researches, the new model has better fittering characteristics in the range of low operating voltage. We also have fabricated the inverters with ten chains and estimated inverter delay and jitter characteristics. The results show that the values of delay and jitter in the fabricated samples come close to the values of those in the new model.
Keywords
Complementary Metal Oxide Semiconductor (CMOS); Propagation Delay; Jitter; Ring Oscillator (R/O) Delay; Inverter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 P. Cocchini, G. Piccinini, and M. Zamboni, "A comprehensive submicrometer MOST delay model and its application to CMOS buffers," IEEE J. Solid-State Circuits, vol. 32, pp. 1254-1262, Aug. 1997.   DOI   ScienceOn
2 L. Bisdounis et al., "Propagation delay and short-circuit power dissipation modeling of the CMOS inverter," IEEE Trans. Circuits Syst. I, vol. 45, pp. 259-270, Mar. 1998.   DOI
3 J. M. Daga and D. Auvergne, "A comprehensive delay macro modeling for submicrometer CMOS logics," IEEE J. Solid-State Circuits, vol. 34, pp. 42-55, Jan. 1999.   DOI   ScienceOn
4 A. Hirata, H. Onodera, and K. Tamaru, "Estimation of propagation delay considering short-circuit current for static CMOS gates," IEEE Trans. Circuits Syst. I, vol. 45, pp. 1194-1198, Nov. 1998.   DOI
5 L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, "Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices," IEEE J. Solid-State Circuits, vol. 33, pp. 302-306, Feb. 1998.   DOI   ScienceOn
6 Y. S. Kim, K. Y. Lim, M. G. Sung, et al, "Low Resistive Tungsten Dual Polymetal gate Process for High Speed and High Density Memory Device," Solid State Device Research Conference, ESSDERC 2007, pp. 259-262, Sept., 2007.
7 A. Kabbani, D. Alkhalili, and A. J. al-Khalili, "Technology portable analytical model for DSM CMOS inverter transition time estimation," IEEE Trans. Computer-Aided Design, vol. 22, pp. 1177-1187, Sept. 2003.   DOI   ScienceOn
8 M.H. Na, E.J. Nowak, W. Haensch and J. Cai, "The effective drive current in CMOS inverters," Electron Devices Meeting, 2002. IEDM '02. Digest, pp. 121 - 124.
9 T. Sakurai, D.R. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.   DOI   ScienceOn
10 K. O. Jeppson, "Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance of the CMOS inverter delay," IEEE J. Solid-State Circuits, vol. 29, pp. 646-654, June 1994.   DOI   ScienceOn