Browse > Article
http://dx.doi.org/10.5573/ieie.2017.54.6.93

Measuring ultrasonic TOF using Zynq baremetal Multiprocessing  

Kang, Moon ho (Department of Information Communication & Display Engineering, Sunmoon University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.54, no.6, 2017 , pp. 93-99 More about this Journal
Abstract
In this research the TOF (time of flight) of ultrasonic signal is measured using Xilinx's Zynq SoC (system on chip). The TOF is calculated from the difference between periods during which RF (radio frequency) and ultrasonic signals come across a distance, and then travelling distance is obtained by multiplying the TOF by the ultrasonic speed in the air. For this purpose, a ultrasonic pulse is generated from a Zynq's internal ADC, a FIR (finite impulse response) filter, and a Kalman filter. And a RF reference pulse is generated from a RF interface. Based on baremetal multiprocessing, the Kalman filter and the RF interface are c-programmed on Zynq's dual processor cores, with other components fabricated on Zynq's FPGA. With this HW/SW co-design, both lower resource utilization and much smaller designing period were obtained than the HW design. As a design tool, Vivado IDE(integrated design environment) is used to design the whole signal processing system in hierarchical block diagrams.
Keywords
Ultrasonic signal TOF; Zynq SoC; Baremetal Multiprocessing; HW/SW co-design; Vivado;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 "Zynq-7000 All programmable SoC overview," DS190 (v1.6) Xilinx, December 2, 2013.
2 M. J. Sarmah and C. Murphy, "Implementation of signal processing IP on Zynq-7000 AP SoC to post-process XADC samples," XAPP1203 (v1.0) Xilinx, April 2014.
3 P. Wehner, M. Ferger, D. Gohringer and M. Hubner, "Rapid prototyping of a portable HW/SW co-design on the virtual zynq platform using SystemC," IEEE 26th International Conference on SOC(SOCC), pp. 296-300, 2013.
4 S. Gilliland, P. Govindan, T. Gonnot and J. Saniie, "Performance evaluation of FPGA based embedded ARM processor for ultrasonic imaging," IEEE International Ultrasonics Symposium (IUS), pp. 519-522, 2013.
5 H. P. Bruckner, C. Spindeldreier and H. Blume, "Energy-efficient inertial sensor fusion on heterogeneous FPGA-fabric/RISC system on chip," Seventh International Conference on Sensing Technology (ICST), pp. 506-511, 2013.
6 A. Astarloa, J. Lazaro, U. Bidarte, A. Zuloaga and M. Idirin, "System-on-Chip implementation of Reliable Ethernet Networks nodes," 39th Annual Conference of the IEEE Industrial Electronics Society, IECON, pp. 2329-2334, 2013.
7 A. Schmidt, "Profiling bare-metal cores in AMP systems," System, Software, SoC and Silicon Debug Conference, pp. 1-4, 2012.
8 J. McDougall, "Simple AMP: bare-metal system running on both Cortex-A9 processors," Application Note: Zynq-7000 AP SoC, Xilinx, Jan. 24, 2014.
9 J. C. Jackson, R. Summan, S. M. Whiteley, S. G. Pierce, and G. Hayward, "Time-of-flight measurement techniques for airborne ultrasonic ranging," IEEE Trans. Ultrason. Ferroelectr. Freq. Control, Vol. 60, no. 2, pp. 343-355, 2013.   DOI
10 Vivado design suite user guide, programming and debugging, Xilinx, Apr. 2014.
11 ZYBO reference manual, digilent, Feb. 2014.
12 B. G. Lim and M. H. Kang, "HW/SW co-design for an ultrasonic signal processing system using Zynq SoC," Journal of The Institute of Electronics Engineers of Korea, Vol. 51, no. 8, pp. 148-155, August 2014.
13 Integrated Logic Analyzer v6.0, LogiCORE IP product guide, Vivado design suite, Nov. 2015.
14 CC2500 low-cost low-power 2.4 GHz RF transceiver, Datasheet, TI, 2014.