Browse > Article
http://dx.doi.org/10.5573/ieie.2017.54.1.041

A Constructing the Efficiency Multiple Output Switching Function of the Combinational Logic Systems  

Park, Chun-Myoung (Department of Computer Engineering, Korea National University of Transportation)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.54, no.1, 2017 , pp. 41-45 More about this Journal
Abstract
This paper presents a method of constructing the efficiency multiple output switching function of the combinational logic systems. The proposed method reduce the optimized input variable pair and output variable pair after we obtained the final multiple output switching function which was time based multiplexing and obtained the common multiple end node extension logic decision diagram. Also the proposed method have an advantage of the cost, input-output node number, circuit simplification, increment of the arithmetic speed, and more regularity and extensibility compare with previous method.
Keywords
Switching function; multiple input and output; multiplexing; circuit realization etc;
Citations & Related Records
연도 인용수 순위
  • Reference
1 E. Hrynkiewicz, and D. Polok,"Seeking for decomposition of a Boolean function in the reed-muller spectral domain by Means of permutation between function variables," Mixed Design of Integrated Circuits & Systems (MIXDES), Proceedings of the 21st International Conference, pp. 262-266, 2014.
2 D. B.West, Introduction to Graph Theory, Prentice-Hall, 2003.
3 R. J.Wilson and J.J.Watkins, GRAPH an Introductory Approach, John Wiley & Sons, Inc. 2006.
4 Andrey Mokhov, "Algebra of switching networks," IET Computers & Digital Techniques, Vol. 9, Issue : 4, pp. 197-205, 2015.   DOI
5 Y.L. Wu, C.N. Sze, C.C. Cheung, and H. Fan,"On improved graph-based alternative wiring scheme for multi-level logic optimization," Electronics, Circuits and Systems, The 7th IEEE International Conference on ICECS 2000, Vol. 2, pp. 654-657, 2000.
6 R.K.Brayton, G.D.Hachtel, C.T.McMullen and A.L.Sangionanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984.
7 L.C. Liao, C.T. Pan, and T.L. Jong,"Switching Flow-Graph Modeling Technique for Three-Phase Inverters," IEEE Transactions on Industrial Electronics, Vol. 55, Issue : 4, pp. 1603-1613, 2008.   DOI
8 S. Biswas, E.M. Petriu, and S.R. Das,"Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts," IEEE Instrumentationand Measurement Technology Conference Proceedings, Vol. 1, pp. 178-183, 2005.