1 |
D.Kudithipudi, S.Petko, E.B.John, "Caches for Multimedia Workloads:Power and Energy Tradeoffs", IEEE Transaction, vol.10, pp. 1013-1021, 2008.
|
2 |
Zheng Fang, C.Venkatramani, R.Wagle, K.Schwan, "Cache Topology Aware Mapping of Stream Processing Applications onto CMPs", In ICDCS, pp. 52-61, 2013.
|
3 |
A.Dash, Petrov,P., "Energy-Efficient Cache Coherence for Embedded Multi-Processor Systems through Application-Driven Snoop Filtering", In Proc. of 9th EUROMICRO Conference on DSD, pp. 79-82, 2006.
|
4 |
D.Chaiken, C.Fields, K.Kurihara, A.Agrawl, "Directory-Based Cache Coherence in Large-scale Multiprocessors", IEEE Computer, pp. 49-58, June 1990.
|
5 |
J.Archibald, Jean-Loup Bear, "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model", ACM TOCS, vol. 4, pp. 273-298, Nov. 1986
DOI
|
6 |
H.Cheong, A.V.Veidenbaum, "A Version Control Approach to Cache Coherence", In Proc. of 3rd Intl. conference on supercomputing, pp. 322-330, 1989.
|
7 |
Thomas B.Berg, "Maintaining I/O Data Coherence in Embedded Multicore Systems", IEEE Micro, pp. 10-19, May, 2009.
|
8 |
Dan Tang, Yungang Bao, Weiwu Hu, Mingyu Chen, "DMA Cache: Using On-Chip Storage to Architecturally Separate I/O Data from CPU data for Improving I/O Performance", In Proc. of 16th Intl. Symposium on HPCA, pp. 1-12, Jan. 2010.
|
9 |
R.Huggahalli, R.Iyer, S.Tetrick, "Direct Cache Access for High Bandwidth Network I/O", In Proc. of 32nd Intl. Symposium on Computer Architecture, pp. 50-59, 2005.
|
10 |
ARM, ARMv7-R Architecture Reference Manual
|
11 |
Zucker,R.N, Beat,Jean-Loup, "Software versus hardware coherence: performance versus cost", In Proc. of Intl. Conference, Jan. 1994.
|
12 |
ARM, Cortex-R4 and Cortex-R4F Technical Reference Manual
|
13 |
Carbon: http://www.carbondesignsystems.com
|
14 |
Ashby,T.J., Diaz.P., Cintra,M., "Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters", IEEE Trans. Computers, pp. 472-483, 2011.
|
15 |
A.Sloss,D.Symes,C.Wright, "ARM System Developer's Guide", Morgan Kaufmann, 2004.
|
16 |
Hana Na, Changwon Choi, Joonwhan Yi, "Mass Data Transfer Using DMAC along with Cache Flush", IEIE, pp. 71-74, June 2014
|
17 |
ARM, AMBA AXI Protocol
|