Browse > Article
http://dx.doi.org/10.5573/ieie.2016.53.11.056

Design of Partial Product Accumulator using Multi-Operand Decimal CSA and Improved Decimal CLA  

Lee, Yang (Dept. of Electronic Engineering, Inha University)
Park, TaeShin (Dept. of Electronic Engineering, Inha University)
Kim, Kanghee (Dept. of Electronic Engineering, Inha University)
Choi, SangBang (Dept. of Electronic Engineering, Inha University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.53, no.11, 2016 , pp. 56-65 More about this Journal
Abstract
In this paper, in order to reduce the delay and area of the partial product accumulation (PPA) of the parallel decimal multiplier, a tree architecture that composed by multi-operand decimal CSAs and improved CLA is proposed. The proposed tree using multi-operand CSAs reduces the partial product quickly. Since the input range of the recoder of CSA is limited, CSA can get the simplest logic. In addition, using the multi-operand decimal CSAs to add decimal numbers that have limited range in specific locations of the specific architecture can reduce the partial products efficiently. Also, final BCD result can be received faster by improving the logic of the decimal CLA. In order to evaluate the performance of the proposed partial product accumulation, synthesis is implemented by using Design Complier with 180 nm COMS technology library. Synthesis results show the delay of the proposed partial product accumulation is reduced by 15.6% and area is reduced by 16.2% comparing with which uses general method. Also, the total delay and area are still reduced despite the delay and area of the CLA are increased.
Keywords
Parallel Decimal Multiplication; IEEE 754-2008; Multi-Operand;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 E. A. a. P. A. Vazquez, "A New Family of High-Performance Parallel Decimal Multipliers," 18th IEEE Symposium on Computer Arithmetic. (ARITH'18), June. 2007.
2 B. J. H. a. M. J. S. Mark A. Erle, "Decimal Floating-Point Multiplication," IEEE Transaction on Computers, vol. 58, no. 7, July. 2009.
3 H. A. H. Fahmy. M. Y. Hassan, Y. Farouk, and R. R. Eissa, "Decimal Floating Point for future processors," IEEE International Conference Microelectronics (ICM '09), pp. 443-446, Dec. 2010.
4 IEEE, IEEE 754 Standard for Binary Floating-Point Arithmetic, 1985.
5 IEEE, IEEE 754-2008 Standard for Floating-Point Arithmetic, 2008.
6 A. Kaivani, Liu Han, and S. Ko, "Improved Design of High-Frequency Sequential Decimal Multipliers," Electronics Letters, pp. 558-560, Mar. 2014.
7 A. Vazquez, E. Antelo, and P. Montuschi, "A New Family of High-Performance Parallel Decimal Multiplier," Proc. 18th IEEE Symp. Computer Arithmetic, pp. 195-204, June. 2007.
8 A. Vazquez, E. Antelo, and J. D. Bruguera, "Fast Radix-10 Multiplication Using Redundant BCD Codes," IEEE Transaction on Computers, vol. 63, no. 8, August. 2014.
9 I. K. Hwang, K. H. Kim, W. O. Yoon, and S. B. Choi, "Design of Parallel Decimal Multiplier using Limited Range of Signed-Digit Number Encoding," Journal of the Institute of Electronics Engineers of Korea, vol. 50, no. 3, pp. 50-58, Mar. 2013.
10 M. Zhu and Y. Jiang, "An Area-Time Efficient Architecture for 16${\time}$16 Decimal Multiplication," Information Technology: New Generations, ITNG 2013, April. 2013.
11 T. Lang and A. Nannarelli, "A Radix-10 Combination Multiplier," 40th Asilomar Conference on Signals, System and Computers, pp. 313-317, Oct. 2006.
12 A. Weinberger. and M. S. Schmookler, "High Speed Decimal Addition," IEEE Transaction on Computers, vol. c-20, no. 8, August. 1971.