Design of Partial Product Accumulator using Multi-Operand Decimal CSA and Improved Decimal CLA |
Lee, Yang
(Dept. of Electronic Engineering, Inha University)
Park, TaeShin (Dept. of Electronic Engineering, Inha University) Kim, Kanghee (Dept. of Electronic Engineering, Inha University) Choi, SangBang (Dept. of Electronic Engineering, Inha University) |
1 | E. A. a. P. A. Vazquez, "A New Family of High-Performance Parallel Decimal Multipliers," 18th IEEE Symposium on Computer Arithmetic. (ARITH'18), June. 2007. |
2 | B. J. H. a. M. J. S. Mark A. Erle, "Decimal Floating-Point Multiplication," IEEE Transaction on Computers, vol. 58, no. 7, July. 2009. |
3 | H. A. H. Fahmy. M. Y. Hassan, Y. Farouk, and R. R. Eissa, "Decimal Floating Point for future processors," IEEE International Conference Microelectronics (ICM '09), pp. 443-446, Dec. 2010. |
4 | IEEE, IEEE 754 Standard for Binary Floating-Point Arithmetic, 1985. |
5 | IEEE, IEEE 754-2008 Standard for Floating-Point Arithmetic, 2008. |
6 | A. Kaivani, Liu Han, and S. Ko, "Improved Design of High-Frequency Sequential Decimal Multipliers," Electronics Letters, pp. 558-560, Mar. 2014. |
7 | A. Vazquez, E. Antelo, and P. Montuschi, "A New Family of High-Performance Parallel Decimal Multiplier," Proc. 18th IEEE Symp. Computer Arithmetic, pp. 195-204, June. 2007. |
8 | A. Vazquez, E. Antelo, and J. D. Bruguera, "Fast Radix-10 Multiplication Using Redundant BCD Codes," IEEE Transaction on Computers, vol. 63, no. 8, August. 2014. |
9 | I. K. Hwang, K. H. Kim, W. O. Yoon, and S. B. Choi, "Design of Parallel Decimal Multiplier using Limited Range of Signed-Digit Number Encoding," Journal of the Institute of Electronics Engineers of Korea, vol. 50, no. 3, pp. 50-58, Mar. 2013. |
10 | M. Zhu and Y. Jiang, "An Area-Time Efficient Architecture for 1616 Decimal Multiplication," Information Technology: New Generations, ITNG 2013, April. 2013. |
11 | T. Lang and A. Nannarelli, "A Radix-10 Combination Multiplier," 40th Asilomar Conference on Signals, System and Computers, pp. 313-317, Oct. 2006. |
12 | A. Weinberger. and M. S. Schmookler, "High Speed Decimal Addition," IEEE Transaction on Computers, vol. c-20, no. 8, August. 1971. |