1 |
M. Jackson and R. Budruk, PCI Express technology, MindShare Technology Press, Sep. 2012.
|
2 |
J. Boh, "Signal integrity simulation of PCI express Gen2 channel," Agilent Technologies, Jan. 2009.
|
3 |
Changho Choi, "Performance Analysis of High-Speed Transmission Line for Terabit Per Second Switch Fabric Interface", IEIE Journal, Vol 51, no. 12, pp.46-55 2014.
|
4 |
D. Warnakulasuriyarachchi, "Design and simulation of a PCI express gen 3.0 communication channel," Massachusetts Institute of technology, May. 2010.
|
5 |
PCI Express 3.0 characterization, compliance and debug for signal integrity engineers, David Li, Lecory, 2013.
|
6 |
Understanding the pre-emphasis and linear equalization features in Stratix IV GX devices, Altera application note, AN-602-1.0, Nov. 2010
|
7 |
PCI Express base specification revision 3.0, PCI-SIG, Nov. 2010.
|
8 |
DesignerSI, SIwave, HFSS user document, ANSYS, Inc. 2011.
|
9 |
ExpressLane PEX 8725-BA/CA 24-Lane, 10-Port PCI Express gen3 multi-root switch with DMA data book v1.1, June 2012.
|
10 |
Superserver 1027GR-TRF, 1027GR-TRFT, User manual, Supermicro, Feb. 2014.
|
11 |
PEX 87xx consolidated SERDES transceiver & package HSPICE model user guide, PLX technology, Inc. 2011.
|
12 |
Intel Xeon Processor E5-1600, E5-2600, and E5-4600 product families HSPICE signal integrity model user guide for PCI Express and DMI2 interfaces, Intel, Inc. 2012.
|