1 |
IEEE P802.11-T, ask Group AD, http://www.ieee802.org/11/
|
2 |
S. J. Huang and S. G. Chen, "A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15.3c systems," IEEE Trans. Circuits Syst. I, vol. 59, no. 8, pp. 1752-1765, Aug. 2012.
DOI
ScienceOn
|
3 |
Fang-Li Yuan, Yi-Hsien Lin, Chih-Feng Wu, Muh-Tian Shiue and Chorng-Kuang Wang, "A 256-Point dataflow scheduling 22 MIMO FFT FFT/IFFT processor for ieee 802.16 WMAN," in Proc. IEEE ASSCC, pp.309-312, Nov. 2008.
|
4 |
C. T. Lin, Y. C. Yu and L. D. Van, "Cost-effective triple-mode reconfigurable pipeline FFT/IFFT/2-D DCT processor," IEEE Trans. VLSI systems, vol. 16, no.8, pp. 1058-1071, Aug. 2008.
DOI
ScienceOn
|
5 |
M. Garrido, J. Grajal, M. Sanchez, and O. Gustafsson, "Pipelined radix-2k feedforward FFT architectures," IEEE Trans. VLSI Syst., vol. 21, no. 1, pp. 23-32, Jan. 2013.
DOI
ScienceOn
|
6 |
M. Ayinala and K.K. Parhi, "Parallel Pipelined FFT Architectures with Reduced Number of Delays," in Proc. ACM Great Lakes Symp. on VLSI, pp. 63-66, May 2012.
|
7 |
T. Ahmed, M. Garrido, and O. Gustafsson, "A 512-point 8-parallel pipelined feedforward FFT for WPAN," in Proc. ASILOMAR, pp. 981-984, Nov. 2011.
|
8 |
Y. Chen, Y.-W. Lin, Y.-C. Taso, and C.-Y. Lee, "A 2.4-Gsample/s DVFS FFT processor for MIMO OFDM communication systems," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1260-1273, May 2008.
DOI
ScienceOn
|
9 |
T. Cho and H. Lee, "A High-Speed Low-Complexity Modified Radix- FFT Processor for High Rate WPAN Applications," IEEE Trans. VLSI systems, vol. 21, pp. 187-191, Jan. 2012.
|
10 |
K. Yang, S. Tsai, and G. C. Chuang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 4, pp. 720-731, Mar. 2013.
DOI
ScienceOn
|