1 |
J. A. Sethian, "Etching and Deposition in Microchip Fabrication," Level Set Methods and Fast Marching Methods, Cambridge University Press, pp. 313-356, 2006.
|
2 |
E. W. Scheckler, "Models and Algorithms for Three-Dimensional Topology Simulation with SAMPLE-3D," IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 2, pp. 219-230, Nov. 2006.
|
3 |
Monash University, "Semiconductor Memories," http://www.csse.monash.edu.au/courseware/cse3142/2006/Lnts/C08.pdf.
|
4 |
K. Harafuji and A. Misaka, "Dry Etching Topology Simulator with a New Surface Reaction Model: MODERN," IEEE Trans. On Electron Devices, Vol. 42, No. 11, pp 1903-1911, Nov. 1995.
DOI
ScienceOn
|
5 |
R. Y. Rubinstein and D. P. Kroese, "Simulation and the Monte Carlo Method," Wiley Series in Probability and Statics, 2007.
|
6 |
NIST Information Technology Laboratory, "COSPDF," http://www.itl.nist.gov/div898/software/dataplot/refman2/auxillar/cospdf.pdf.
|
7 |
M. J. Hartig and M. J. Kusher, "Monte Carlo Hydrodynamic Simulation of Neutral Radical Transport in Low Pressure Remote Plasma Activated Chemical Vapor Deposition," Applied Physics. Letters, Vol. 62, No. 14, pp. 1594-1596, Apr. 1993.
DOI
ScienceOn
|
8 |
ESI, "Webinar: Plasma Simulations for Semiconductor industry," https://www.esigroup.com/company/events/2014/webinar-plasmasimulations-semiconductor-industry.
|
9 |
J. W. Jeong, "Plasma Electronic," Cheongmungak, 2014.
|
10 |
D. J. Economou, "Modeling and simulation of plasma etching reactors for microelectronics," Thin Solid Films Vol. 365, No. 2, pp. 348-367, 2000.
DOI
ScienceOn
|