1 |
J. Pangjun & S.S. Sapatnekar, "Low-power Clock Distribution Using Multiple Voltages and Reduced Swings," IEEE Trans. on VLSI Systems, Vol.10, pp. 309-318, 2002.
DOI
ScienceOn
|
2 |
Huajun Chi, Sangman Kim, and Jusung Park, "Mixed Dual-rail Data Encoding Method Proposal and Verification for Low Power Asynchronous System Design," Journal of IEEK, Vol. 51, No 7, pp. 66-102, 2014.
과학기술학회마을
DOI
ScienceOn
|
3 |
Myeong-Hoon Oh, "Design of QDI Model Based Encoder/Decoder Circuits for Low Delay-Power Product Data Transfers in GALS Systems," Journal of IEEK (SD), Vol. 43, No 1호, pp. 27-37, 2006.
과학기술학회마을
|
4 |
P. A. Beerel, R. O. Ozdag and M. Ferretti, "A Designer's Guide to Asynchronous VLSI", Cambridge University Press, 2010.
|
5 |
Scott C. Smith, Jia Di, "Designing Asynchronous Circuits using NULL Convention Logic (NCL)," Morgan & Claypool Publishers, 2009.
|
6 |
F. A. Parsan, W. K. Al-Assadi, S. C. Smith, "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits," IEEE Trans. on VLSI Systems, Vol. 22, Issue 1, pp.99-112, Jan. 2014.
DOI
ScienceOn
|
7 |
Kyung Ki Kim, "Design and Implementation of low power ALU based on NCL (Null Convention Logic)," Journal of the Korea Industrial Information System Society , V.18, No.5, pp. 59-65, 2013.
과학기술학회마을
DOI
ScienceOn
|
8 |
S. Yancey and S. C. Smith, "A Differential Design for C-elements and NCL Gates," IEEE MWSCAS, pp.632-635, Aug. 2010.
|
9 |
F. A. Parsan and S. C. Smith, "CMOS Implementation Comparison of NCL Gates," IEEE/IFIP VLSI-SoC, pp.41-45, Oct. 2012.
|
10 |
F. A. Parsan and S. C. Smith, "CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach," IEEE MWSCAS, pp.394-397, Aug. 2012.
|