1 |
E. H. Gornish, E. D. Granston, and A. V. Veidenbaum, "Compiler-directed data prefetching in multiprocessors with memory hierarchies," In Proceedings of the 4th International Conference on Supercomputing, pp. 354-368, Jun. 1990.
|
2 |
C. H. Yu, K. H. Kim, S. B. Choi, "Design of Serial Decimal Multiplier using Simultaneous Multiple-digit Operations," Journal of The Institute of Electronics Engineers of korea, Vol. 52, no. 3, pp. 115-124, Apr. 2015.
|
3 |
I. K. Hwang, K. H. Kim, W. O. Yoon, and S. B. Choi, "Design of Parallel Decimal Multiplier using Limited Range of Signed-Digit Number Encoding," Journal of The Institute of Electronics Engineers of korea, Vol. 50, no. 3, pp. 50-58, Mar. 2013.
|
4 |
J. Pierce and T. Mudge, "Wrong-path instruction prefetching," In Proceedings of the 29th International Symposium on Microarchitecture, pp. 165-175, Dec. 1996.
|
5 |
R. L. Lee, P. C. Yew, and D. H. Lawrie, "Data prefetching in shared memory multiprocessors," In Proceedings of International Conference on Parallel Processing, pp. 28-31, Aug. 1987.
|
6 |
T. S. B. Sudarshan et al, "Highly efficient lru implementations for high associativity cache memory," In Proceedings of the 12th International Conference and Expo on advanced Ceramics and Composites, pp 87-95, Dec. 2004.
|
7 |
S. Somogyi, T. Wenisch, M. Ferdman, and B. Falsafi, "Spatial memory streaming," The Journal of Instruction-Level Parallelism, vol. 13, Jan. 2011.
|
8 |
M. Ferdman, C. Kaynak, and B. Falsa, "Proactive instruction fetch," In Proceedings of the 44th International Symposium on Microarchitecture, pp. 152-162, Dec. 2011.
|
9 |
C. Bienia, S. Kumar, J. P. Jaswinder, and K. Li, "The PARSEC benchmark suite: characterization and architectural implications," In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 72-81, Oct. 2008.
|