Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.9.067

Design of Redundant Binary Adder based on Memristor-CMOS  

Ahn, Yeongyu (College of Electrical and Computer Engineering, Chungbuk National University)
Lee, Sang-Jin (College of Electrical and Computer Engineering, Chungbuk National University)
Kim, Seokman (College of Electrical and Computer Engineering, Chungbuk National University)
Eshraghian, Kamran (College of Electrical and Computer Engineering, Chungbuk National University)
Cho, Kyoungrok (College of Electrical and Computer Engineering, Chungbuk National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.9, 2014 , pp. 67-74 More about this Journal
Abstract
This paper presents a memristor-CMOS based RBSD adder. Conventional RBSD adders suffer bigger hardware due to the extra logic handling larger number of bits. The purpose of this paper is to improve the silicon surface area and the computation delay of conventional RBSD adders. The proposed method employs memristor-CMOS based circuit. The implementation results shows that the proposed memristor-CMOS based RBSD adder saves the cell area by 45%, and reduces time delay 24% compared to conventional RBSD adders. The proposed RBSD adder design can bring further area saving for large scale designs.
Keywords
Redundant; Adder; Signed-DIgit;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 H. Ling, "High-speed binary adder," IBM Journal of Research and Development, Vol. 25, no. 3, pp. 156-166, March 1981.   DOI
2 O. J. Bedriji, "Carry-select adder," IRE Transactions on Electronic Computers, Vol. 11, no. 3, pp. 340-346, June 1962.
3 V. Kantabutra, "Recursive carry-lookahead / carry-select hybrid adder," IEEE Transactions on Computers, Vol. 42, no. 12, pp. 1495-1499, December 1993.   DOI   ScienceOn
4 G. Metze, and J. E. Robertson, "Elimination of carry propagation in digital computers," IFIP Congress, pp. 389-395, Paris, France, June 1959.
5 A. F. Gonzalez, and P. Mazumder, "Redundant arithmetic, algorithms and implementations," Integration, the VLSI Journal, Vol. 30, no. 1, pp. 13-53, November 2000.   DOI   ScienceOn
6 L. O. Chua, "Memristor-the missing circuit element," IEEE Transactions on Circuit Theory, Vol. 18, no. 5, pp. 507-519, September 1971.   DOI
7 H. R. Srinivas, and K. K. Parhi, "Computer arithmetic architectures with redundant number systems," 1994 Conference Record of the Twenty-Eighth Asilomar Conference on Signals, Systems and Computers, Vol. 1, pp. 182-186, November 1994.
8 A. Kumar, N. Sharma, and A. K. Wadhwani, "Fast adder design using redundant binary numbers with reduced chip complexity," IACSIT International Journal of Engineering and Technology, Vol. 3, no. 3, pp. 274-278, June 2011.   DOI
9 D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, Vol. 453, pp. 80-83, May 2008.   DOI   ScienceOn
10 K. Eshraghian, O. Kavehei, K. R. Cho, J. M. Chappell, A. Iqbal, S. F. Al-Sarawi, and D. Abbott "Memristive device fundamentals and modeling: applications to circuits and systems simulation," Proceedings of the IEEE, Vol. 100, no. 6, pp. 1991-2007, June 2012.   DOI   ScienceOn
11 Ca-Ram Han, Sang-Jin Lee, K. Eshraghan, Kyoungrok Cho, "Primitive IPs Design Based on a Memristor-CMOS Circuit Technology," Journal of the Institute of Electronics Engineers of Korea, Vol. 50, No. 4, pp. 65-72, April 2013.   과학기술학회마을   DOI   ScienceOn
12 T. N. Rajashekhar, and O. Kal, "Fast multiplier design using redundant signed-digit numbers," International Journal of Electronics Theoretical and Experimental, Vol. 69, no. 3, pp. 359-368, 1990.   DOI   ScienceOn
13 N. Sharma, B. S. Raj, and A. Kumar, "Design of RBSD adder and multiplier circuits for high speed arithmetic operations and their timing analysis," Special Russian Issue: Advances in Computer Science and Engineering, Research in Computing Science23, pp. 243-254, 2006.
14 Q. Xia, et al., "Memristor- CMOS hybrid integrated circuits for reconfigurable logic," Nano letters, Vol. 9, No. 10, pp. 3640-3645, 2009.   DOI   ScienceOn
15 A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IRE Transactions on Electronic Computers, Vol. EC-10, no. 3, pp. 389-400, September 1961.   DOI   ScienceOn