1 |
M. Kim and S. Kim, "A low-cost and low-power time-to-digital converter using triple-slope time stretching," IEEE Trans. Circuits Syst. II, vol.58, no. 3, pp. 169-173, Mar. 2011.
DOI
ScienceOn
|
2 |
R. Szymanowski and J. Kalisz, "Field programm able gate array time counter with two stage interpolation," Rev. Sci. Instrum., vol. 78, no. 4, pp. 045104-045104-5, Apr. 2005.
|
3 |
Z. Yin and Q. An, "A high-resolution time-todigital converter based on multi-phase clock implement in field-programmable-gate-array," in Proc. of IEEE Conf. on Real Time, pp. 1-4, Jun. 2012.
|
4 |
A. Aloisio and S. Loffredo, "High-precision time-to-digital converter in a FPGA device," IEEE Nucl. Sci. Symp. Conf. Rec., pp. 290-294. Oct. 2009.
|
5 |
B. K. Swann and K. M. Baldwin, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1839-1852, Nov. 2004.
DOI
ScienceOn
|
6 |
P. Palojarvi and J. Kostamovaara, "Integrated time-of-flight laser radar," IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996- 999, Aug. 1997.
DOI
ScienceOn
|
7 |
R. Szplet and R. Szymanowski, "Fieldprogrammable-gate-array-based time-to-digital converter with 200-ps resolution," IEEE Trans. Instrum. Meas., vol. 46, pp. 51-55, Feb. 1999.
|
8 |
J. Wu, "An FPGA Wave Union TDC for time-of-flight applications," IEEE Nucl. Sci. Symp. Conf. Rec., pp. 299-304, Oct. 2009.
|
9 |
J. Wang and Q. An, "A fully fledged TDC implemented in field-programmable gate arrays," IEEE Trans. Nucl. Sci., vol. 57, no. 2, pp. 446-450, Apr. 2010.
DOI
ScienceOn
|
10 |
A. Mantyniemi and J. Kostamovaara, "A high resolution digital CMOS time to digital converter based on nested delay locked loops," IEEE Int. Symp. Circuits Syst., pp. 537-540, May. 1999.
|
11 |
C. Hwang and H. Tsao., "A high-precision time- to-digital converter using a two-level conversion scheme," IEEE Nucl. Sci. Symp. Conf. Rec., pp. 174-176, Oct. 2003.
|