Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.7.096

Mixed Dual-rail Data Encoding Method Proposal and Verification for Low Power Asynchronous System Design  

Chi, Huajun (Department of Electronics and Electrical Engineering, Pusan National University)
Kim, Sangman (Department of Electronics and Electrical Engineering, Pusan National University)
Park, Jusung (Department of Electronics and Electrical Engineering, Pusan National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.7, 2014 , pp. 96-102 More about this Journal
Abstract
In this paper, we proposed new dual-rail data encoding that mixed 4-phase handshaking protocol and 2-phase handshaking protocol for asynchronous system design to reduce signal activities and power consumption. The dual-rail data encoding 4-phase handshaking protocol should leat to much signal activities and power consumption by return to space state. Ideally, the dual-rail data encoding 2-phase handshaking protocol should lead to faster circuits and lower power consumption than the dual-rail 4-phase handshaking protocol, but can not designed using standard library. We use a benchmark circuit that contains a multiplier block, an adder block, and latches to evaluate the proposed dual-rail data encoding. The benchmark circuit using the proposed dual-rail data encoding shows an over 35% reduction in power consumption with 4-phase dual-rail data encoding.
Keywords
Asynchronous design; dual-rail data encoding;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Richard F. Tinder, "Asynchronous Sequential Circuit Design and Analysis", Morgan & Claypool Publishers, 2008.
2 Peter A. Beerel, Recep O. Ozdag, Marcos Ferretti, "A Designer's Guide to Asynchronous VLSI", Cambridge University Press, 2010.
3 Sung-Nam Kim, Myeong-Hoon Oh, Chi-Hoon Shin, Youngwoo Kim, Seongwooon Kim, "The Trend and Prospect of Asynchronous Design Technology", IEIE conference, pp.1754-1750, 2011.
4 Sanghoon Kwak, Hyung-Woo Lee, Gyudong Choi, Myeng-hoon Oh, Sungnam Kim, Sungwoon Kim, Dongsoo Har, "Synthesis of Area-Efficient Delay-Insensitive Asynchronous Circuit Using BALSA", IEIE conference pp.989-990, 2008.
5 I. Sutherland and S. Fairbanks, "Gasp; a Minimal FIFO Control," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, pp.46-53, 2001.
6 M. Singh and S.M. Nowick, "MOUSETRAP: High-speed Transition-signaling Asynchronous Pipelines," IEEE Trans. on VLSI Systems,Vol.15, No.6, pp.684-698, June 2007.   DOI   ScienceOn
7 J. Pangjun and S.S. Sapatnekar, "Low-power Clock Distribution Using Multiple Voltages and Reduced Swings," IEEE Trans. on VLSI Systems, Vol.10, No.2, pp.309-318, June 2002.   DOI   ScienceOn
8 J. Sparso and S. Furber, "Principles of Asynchronous Circuit Design: a System Perspective,"Kluwer Academic Publishers, 2001.