1 |
Richard F. Tinder, "Asynchronous Sequential Circuit Design and Analysis", Morgan & Claypool Publishers, 2008.
|
2 |
Peter A. Beerel, Recep O. Ozdag, Marcos Ferretti, "A Designer's Guide to Asynchronous VLSI", Cambridge University Press, 2010.
|
3 |
Sung-Nam Kim, Myeong-Hoon Oh, Chi-Hoon Shin, Youngwoo Kim, Seongwooon Kim, "The Trend and Prospect of Asynchronous Design Technology", IEIE conference, pp.1754-1750, 2011.
|
4 |
Sanghoon Kwak, Hyung-Woo Lee, Gyudong Choi, Myeng-hoon Oh, Sungnam Kim, Sungwoon Kim, Dongsoo Har, "Synthesis of Area-Efficient Delay-Insensitive Asynchronous Circuit Using BALSA", IEIE conference pp.989-990, 2008.
|
5 |
I. Sutherland and S. Fairbanks, "Gasp; a Minimal FIFO Control," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, pp.46-53, 2001.
|
6 |
M. Singh and S.M. Nowick, "MOUSETRAP: High-speed Transition-signaling Asynchronous Pipelines," IEEE Trans. on VLSI Systems,Vol.15, No.6, pp.684-698, June 2007.
DOI
ScienceOn
|
7 |
J. Pangjun and S.S. Sapatnekar, "Low-power Clock Distribution Using Multiple Voltages and Reduced Swings," IEEE Trans. on VLSI Systems, Vol.10, No.2, pp.309-318, June 2002.
DOI
ScienceOn
|
8 |
J. Sparso and S. Furber, "Principles of Asynchronous Circuit Design: a System Perspective,"Kluwer Academic Publishers, 2001.
|