Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.7.122

A Voltage Binning Technique Considering LVCC Margin Characteristics of Different Process Corners to Improve Power Consumption  

Lee, Won Jun (Sungkyunkwan University)
Han, Tae Hee (Sungkyunkwan University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.7, 2014 , pp. 122-129 More about this Journal
Abstract
Due to remarkable market growth of smart devices, higher performance and more functionalities are required for a core system-on-chip (SoC), and thus the power demand is rapidly increasing. However, aggressive shrink of CMOS transistor have brought severe process variations thereby adversely affected the performance and power consumption under strict power constraint. Voltage binning (VB) scheme is one of the effective post silicon tuning techniques, which can reduce parametric yield loss due to process variations by adjusting supply voltage. In this paper, an optimal supply voltage tuning based voltage binning technique is proposed to reduce average power without an additional yield loss. Considering the different LVCC margins of process corners along with speed and leakage characteristics, the proposed method can optimize the deviation of voltage margin and thus save power consumption. When applying on a 30nm mobile SoC product, the experimental results showed that the proposed technique reduced average power consumption up to 6.8% compared to traditional voltage binning under the same conditions.
Keywords
Post Silicon; Power Saving; Process Corner; Process Variation; Voltage Binning;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Chen and S. Naffziger, "Comparison of Adaptive Body Bias and Adaptive Supply Voltage for Improving Delay and Leakage under the Presence of Process Variation," IEEE Transaction on very large scale integration systems, Vol. 11, No. 5, pp. 888-899, Oct. 2003.   DOI   ScienceOn
2 C. Neau and K. Roy, "Optimal Body Bias Selection for Leakage Improvement and Process Compensation over Different Technology Generations," Int. Symposium on Low Power Electronics and Design (ISLPED), pp. 116-121, Aug. 2003.
3 M. W. Kuemerle, S. K. Lichtensteiger, D. W. Douglas, and I. L. Wemple, "Integrated Circuit Design Closure Method for Selective Voltage Binning," U. S. Patent 7475366, Jan. 2009.
4 V. Zolotov, C. Visweswariah, and J. Xiong, "Voltage Binning Under Process Variation," IEEE/ACM Int. Conf. on Computer-Aided Design Digest of Tech. Paper (ICCAD), pp. 425-432, Nov. 2009.
5 S. Lichtensteiger, and J. Bickford, "Using Selective Voltage Binning to Maximize Yield," Advanced Semiconductor Manufacturing Conference (ASMC), pp. 7-10, May 2012.
6 R. Shen, S. X.-D. Tan, and X.-X. Liu, "A New Voltage Binning Technique for Yield Improvement Based on Graph Theory," Int. Symposium on Quality Electronic Design (ISQED), Mar. 2012.
7 J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan, and V. De, "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE Journal of Solid State Circuits, Vol. 37, No. 11, pp. 1396-1402, Nov. 2002.   DOI   ScienceOn
8 J. W. Tschanz, S. Narendra, R. Nair, and V. De, "Effectiveness of Adaptive Supply Voltage and Body Bias for Reducing Impact of Parameter Variations in Low Power and High Performance Microprocessors," IEEE Journal of Solid State Circuits, Vol. 38, No. 5, pp. 826-829, May 2003.   DOI   ScienceOn