Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.4.049

A 13-Gbps Low-swing Low-power Near-ground Signaling Transceiver  

Ku, Jahyun (Department of Electronic and Electrical Engineering, Hongik University)
Bae, Bongho (Department of Electronic and Electrical Engineering, Hongik University)
Kim, Jongsun (Department of Electronic and Electrical Engineering, Hongik University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.4, 2014 , pp. 49-58 More about this Journal
Abstract
A low-swing differential near-ground signaling (NGS) transceiver for low-power high-speed mobile I/O interface is presented. The proposed transmitter adopts an on-chip regulated programmable-swing voltage-mode driver and a pre-driver with asymmetric rising/falling time. The proposed receiver utilizes a new multiple gain-path differential amplifier with feed-forward capacitors that boost high-frequency gain. Also, the receiver incorporates a new adaptive bias generator to compensate the input common-mode variation due to the variable output swing of the transmitter and to minimize the current mismatch of the receiver's input stage amplifier. The use of the new simple and effective impedance matching techniques applied in the transmitter and receiver results in good signal integrity and high power efficiency. The proposed transceiver designed in a 65-nm CMOS technology achieves a data rate of 13 Gbps/channel and 0.3 pJ/bit (= 0.3 mW/Gbps) high power efficiency over a 10 cm FR4 printed circuit board.
Keywords
Near ground signaling; I/O interface; voltage-mode driver; current-mode driver;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Poulton, R. Palmer, A. M. Fuller, T. Greer, J. Eyles, W. Dally, M. Horowitz, "A 14-mW 6.25Gb/s Transceiver in 90-nm CMOS", IEEE J. Solid-State Circuits, pp. 2745-2757, Dec. 2007.
2 K. Kaviani, A. Amirkhany, C. Huang, P. Le, W. Beyene, C. Madden, K. Saito, K. Sano, V. Murugan, K. Chang, and X. Yuan, "A 0.4-mW/Gb/s near-ground receiver front-end with replica transconductance termination calibration for a 16-Gb/s source-series terminated transceiver" IEEE J. Solid-State Circuits, vol. 48, no. 3, pp. 636-648, Mar. 2013   DOI   ScienceOn
3 Young-Hoon Song, Rui Bai, Kangmin Hu, Hae-Woong, Patrick Yin chiang, Samuel Palermo, "A 0.47-0.66 pJ/bit, 4.8-8 Gb/s I/O Transceiver in 65nm CMOS" IEEE J. Solid-State Circuits, VOL.5 pp. 1276-1289, May. 2013.
4 K. Abugharbieh, S. Krishnan, J. Mohan, Varadarajan Devnath, and I. Duzevik, "An ultralow-power 10Gbits/s LVDS output driver," IEEE Trans, Circuits Syst. I, Reg.Papers, vol. 57, no 1, pp. 262-269, Jan. 2010.   DOI   ScienceOn
5 K. Kaviani et al. A 6.4-Gb/s near-ground single-ended transceiver for dual-rank dimm memory interface systems. In International Solid-State Circuits Conference, February 2013.
6 B. Nickolic, et al, "Sense-Amplifier based flip-flop," ISSCC Dig. Tech, Papers, pp. 282-283, Feb. 1999.
7 B. Leibowitz, R. Palmer, J. Poulton, Y. Frans, S. Li, J. Wilson, M. Bucher, A. Fuller, J. Eyles, M. Aleksic, T. Greer, N. Nguyen, "A 4.3 GB/s memory interface with power-efficient bandwidth scaling," IEEE J. Solid-State Circuits, pp. 889-898, Apr. 2010.