Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.4.033

Performance Improvement Method of Multi-Port Memory Controller Using An Effective Multi-Channel Direct memory Access Management  

Chun, Ik-Jae (Electronics and Telecommunications Research Institute)
Lyuh, Chun-Gi (Electronics and Telecommunications Research Institute)
Roh, Tae Moon (Electronics and Telecommunications Research Institute)
Lee, Moon-Sik (Electronics and Telecommunications Research Institute)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.4, 2014 , pp. 33-41 More about this Journal
Abstract
This paper presents an effective memory access method for a high-speed data transfer on mobile systems using a direct memory access controller that considers the characteristics of a multi-port memory controller. The direct memory access controller has an integrated channel management function to control multiple direct memory access channels. The channels are physically separated and operate independently from each other. Experimental results show that the proposed direct memory access method improves the transfer performance by up to 72% and 69% on read and write transfer cycles, respectively. The total number of transfer cycles of the proposed method is 63% less than in a commercial method under 4-channel access.
Keywords
High-Speed Data Transfer; DMA Control; Memory Controller; Mobile SoC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 ARM, AMBA Specification (Rev 2.0), http://www.arm.com
2 ARM, AMBA AXI Protocol Specification (v1.0), http://www.arm.com, 2004.
3 C.-H. Yu, C.-K. Liu, C.-H. Kang, et al., "An efficient DMA controller for multimedia application in MPU based SoC," IEEE Int. Conf. on Multimedia and Expo, pp. 80-83, 2007.
4 G. Ma and H. He, "Design and implementation of an advanced DMA controller on AMBA-based SoC," IEEE Int. Conf. on ASIC, pp. 419-422, 2009.
5 K.-J. Lin, C.-H. Huang, and C.-C. Lo, "Design and Implementation of a Schedulable DMAC on an AMBA-Based SOPC Platform," IEEE Asia Pacific Conference on Circuits and Systems, pp.279-282, Dec. 2006.
6 Texas Instrument, TM320C6000 peripherals reference guide, http://www.ti.com
7 S. Srinivasan and D.B. Stewart, "High speed hardware assisted real time interprocess communication for embedded microcontrollers," Proc. of the 21st Real-Time Systems Symposium, pp. 269-279, 2000.
8 ARM, PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual, Dec. 2006.
9 Synopsys, DesignWare DDR2/3-Lite memory Controller IP, http://www.synopsys.com
10 ARM, PrimeCell DMA Controller (PL080) (Rev r1p3), http://www.arm.com