Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.2.046

A Multiple Gain Controlled Digital Phase and Frequency Detector for Fast Lock-Time  

Hong, Jong-Phil (Department of Electrical Engineering, Chungbuk National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.2, 2014 , pp. 46-52 More about this Journal
Abstract
This paper presents a multiple gain controlled digital phase and frequency detector with a fast lock-time. Lock-time of the digital PLL can be significantly reduced by applying proposed adaptive gain control technique. A loop gain of the proposed digital PLL is controlled by three conditions that are very large phase difference between reference and feedback signal, small phase difference and before lock-state, and after lock-state. The simulation result shows that lock-time of the proposed multiple gain controlled digital PLL is 100 times faster than that of the conventional structure with unit gain mode.
Keywords
Digital phase-locked loop; loop gain; lock-time; phase and frequency detector;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 A. V. Rylyakov, et al., "A modular all-digital PLL architecture enabling both 1-to-2GHz and 24-to-32GHz operation in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 516-517.
2 A. A. Abidi, "RF CMOS comes of age," IEEE Journal of Solid-State Circuits, vol. 39, no. 4, pp 549-561, Apr. 2004   DOI   ScienceOn
3 Jong-Phil Hong, et al., "0.004 $mm^2\;250{\mu}W\;{\Delta}{\Sigma}$ TDC with time-difference accumulator and a $0.012mm^2$ 2.5mW bang-bang digital PLL using PRNG for low power SoC applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp. 240-242
4 J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008   DOI   ScienceOn
5 A. Da Dalt, "Linearized analysis of a digital bang-bang PLL and its validity limits applied to jitter transfer and jitter generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3663-3675, Dec. 2008.   DOI   ScienceOn
6 Perrott, M. H., "CppSim system simulator package," http:// www. cppsim.com
7 M. Zanuso, et al "Noise analysis and minimization in bang-bang digital PLLs," IEEE Transaction of Circuits and Systems-II, Vol. 56, No. 11, pp. 835-839, Nov. 2009.   DOI   ScienceOn
8 Y. S. Son, et al., "A 0.4 2GHz, Seamless Frequency Tracking Controlled Dual Loop Digital PLL," Journal of the institute of Electronics and Information Engineers, vol.45, SD, no.12, pp. 65-72, Dec. 2008.   과학기술학회마을
9 J. H. Lee and T. W. Ahn, "A Study on the Design of Low Power Digital PLL," Journal of the institute of Electronics and Information Engineers, vol.47, IE, no.2, pp. 1-7, June, 2010.   과학기술학회마을
10 Perrott, M. H., "Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits," Design Automation Conference, June, 2002.
11 N. August, H. J. Lee, M. Vandepas, and R. Parker, "A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp. 246-247