1 |
Jong-Phil Hong, et al., "0.004 TDC with time-difference accumulator and a 0.012 2.5mW bang-bang digital PLL using PRNG for low power SoC applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp. 240-242
|
2 |
J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008
DOI
ScienceOn
|
3 |
A. V. Rylyakov, et al., "A modular all-digital PLL architecture enabling both 1-to-2GHz and 24-to-32GHz operation in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 516-517.
|
4 |
손영상, 임지훈, 하종찬, 위재경, 안태원, "0.4-2GHz, Seamless 주파수 트래킹 제어 이중 루프 디지털 PLL," 대한전자공학회 논문지, 제45권 SD편 제12호, 65-72쪽, 2008년 12월.
과학기술학회마을
|
5 |
이재원, 안태원, "저전력 디지털 PLL의 설계에 대한 연구," 대한전자공학회 논문지, 제47권 IE편 제2호, 1-7쪽, 2010년 6월.
과학기술학회마을
|
6 |
A. Da Dalt, "Linearized analysis of a digital bang-bang PLL and its validity limits applied to jitter transfer and jitter generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3663-3675, Dec. 2008.
DOI
ScienceOn
|
7 |
M. Zanuso, et al "Noise analysis and minimization in bang-bang digital PLLs," IEEE Transaction of Circuits and Systems-II, Vol. 56, No. 11, pp. 835-839, Nov. 2009.
DOI
ScienceOn
|
8 |
Perrott, M. H., "CppSim system simulator package," http://www.cppsim.com
|
9 |
Perrott, M. H., "Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits," Design Automation Conference, June, 2002.
|
10 |
A. A. Abidi, "RF CMOS comes of age," IEEE Journal of Solid-State Circuits, vol. 39, no. 4, pp 549-561, Apr. 2004
DOI
ScienceOn
|