1 |
J. Ku, B. Bae, and Jongsun Kim, "A 13-Gbps Low-swing Low-power Near-ground Signaling Transceiver," Journal of the Institute of Electronics and Information Engineers, 51(4):49-58, Apr. 2014.
|
2 |
H. Hatamkhani, F. Lambrecht, V. Stojanovic, and C. K. Ken Yang, "Power-centric design of high-speed I/Os," Proc, 43rd ACM/IEEE Design Automation Conf., 867-872, Jul 2006.
|
3 |
Sang Dae You, "Design of CMOS Op Amps Using Adaptive Modeling of Transistor Parameters" Journal of Semiconductor Technology and Science, 12(1): 75-87, 2012
DOI
ScienceOn
|
4 |
A. Palaniappan and S. Palermo, "A Design Methodology for Power Efficiency Optimization of High-Speed Equalized Electrical I/O Architectures," IEEE Trans. Very Large-Scale Integr.(VLSI) Syst.., 21(8): 1421-1431, Aug 2013.
DOI
ScienceOn
|
5 |
M. Hershenson, S. Boyd, and T. H. Lee, "Optimal design of a CMOS op-amp via geometric programming," IEEE Trans. Comput.-Aided Design, 20(1): 1-21, Jan 2001.
DOI
ScienceOn
|
6 |
D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. H. Lee, and M. Hershenson , "Optimization of phase-locked loop circuits via geometric programming," Proc. IEEE Custom Integrated Circuits Conference, 2003., 377-380, Sep 2003
|
7 |
S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge University Press, 2003
|
8 |
J. Kim, L. Vandenberghe, and C. K. Ken Yang, "Convex piecewise-linear modeling method for circuit optimization via geometric programming," IEEE Trans. Comput.-Aided Designs, 29(11): 1823-1827, Nov 2010.
DOI
ScienceOn
|
9 |
J. Kim, "A convex macromodeling of dynamic comparator for analog circuit synthesis," Analog Integrated Circuit and Signal Processing, 77(2):299-305, Nov 2013
DOI
ScienceOn
|
10 |
S. Bruma, "Impact of on-chip process variation on MCML performance," Proc. IEEE Int. Systems-on-Chip Conference. Sep. 2003, pp.135-140
|
11 |
H. Hassan, M. Anis, and M. Elmarsry, "MOS current mode circuits: Analysis, Design and Variability", IEEE Trans. Very Large-Scale Integr.(VLSI) Syst., 13(8):885-898, Aug 2005.
DOI
ScienceOn
|
12 |
J. C. Lee and J. Y. Jeong "Design Method of Current Mode Logic Gates for High Performance LTPS TFT Digital Circuits" Journal of the Institute of Electronics and Information Engineers, 44(9):54-58, Sep 2007
과학기술학회마을
|