1 |
C. Gordon Peattie, Jim D. Adams, Samuel L. Carrell, et. all, "Elements of Semiconductor- Device Reliability", Proceedings of The IEEE, Vol.62, No.2, pp.149-169, Feb., 1974.
DOI
ScienceOn
|
2 |
Tomohiro Uno, Takashi Yamada, "Improving Humidity Bond Reliability of Copper Bonding Wires", Electronic Components and Technology Conference, IEEE, pp.1725-1732, 2010.
|
3 |
Tzu-Ying Kuo, Shu-Ming Chang, Ying-Ching Shih, et. all, "Reliability Test for a Three Dimensional Chip Stacking Structure with Through Silicon Via Connections and Low Cost", Electronic Components and Technology Conference, IEEE, pp.853-858, 2008.
|
4 |
Inderjit Singh, J.Y. On, Lee Levine, "Enhancing Fine Pitch, High I/O Devices with Copper Ball Bonding", Electronic Components and Technology Conference, IEEE, pp.843-847, 2005.
|
5 |
S. Alberici, D. Coulon, P. Joubin, et. all, "Surface treatment of wire bonding metal pads", Microelectronic Engineering, 70, pp.558-565, 2003.
DOI
ScienceOn
|
6 |
Cheng-Fu Yu, Chi-Ming Chan, Li-Chun Chan, Ker-Chan Hsieh, "Cu wire bond microstructure analysis and failure mechanism", Microelectronics Reliability, 51, pp.119-124, 2011.
DOI
ScienceOn
|
7 |
Gaute Svenningsen, "Corrosion of Aluminium Alloys", Department of Materials Technology, 7491 Trondheim, Norway
|
8 |
C.W. Tan, A.R. Daud, M.A. Yarmo, "Corrosion study at Cu-Al interface in microelectronics packaging", Applied Surface Science, 191, pp.67-73, 2002.
DOI
ScienceOn
|
9 |
Y.F. Chong, R. Gopalakrishnan, C.F. Tsang, et. all, "Chemical and Morphological Studies of Plasma-Treated Intgrated Circuit Bond Pads", Journal of ELECTRONIC MATERIALS, Vol.30, No.3, pp.275-282, 2001.
DOI
|
10 |
Y. S. Kim, K. Y. Lim, M. G. Sung, et all, "Low Resistive Tungsten Dual Polymetal gate Process for High Speed and High Density Memory Devices," Solid State Device Research Conference, 2007. ESSDERC 2007, 11-15, pp. 259-262, Sept., 2007.
|