A Reconfigurable Multiplier Architecture Based on Memristor-CMOS Technology |
Park, Byungsuk
(College of Electrical and Computer Engineering, Chungbuk National University)
Lee, Sang-Jin (College of Electrical and Computer Engineering, Chungbuk National University) Jang, Young-Jo (School of Electrical, Electronics & Communication Engineering, Korea University of Technology and Education) Eshraghian, Kamran (College of Electrical and Computer Engineering, Chungbuk National University) Cho, Kyoungrok (College of Electrical and Computer Engineering, Chungbuk National University) |
1 | S.-J. Jon and H.-H. Wang, "Fixed-width multiplier for DSP application," in Proc. of International Conference on Computer Design (ICCD), pp. 318-322, 2000. |
2 | S. D. Haynes and P. Y. K. Cheung, "Configurable multiplier blocks for embedding in FPGAs," Electronics Letter, vol. 34, no. 7, pp. 638-639, 1998. DOI ScienceOn |
3 | S. Kim and M. Papaefthymiou, "Reconfigurable low-energy multiplier for multimedia system design," in Proc. IEEE Workshop on VLSI, pp. 129-134, 2000. |
4 | C. L. Wey and J. F. Li, "Design of reconfigurable array multipliers and multiplier-accumulators," in Proc. IEEE Int. Conf. Asia-Pacific Circuits Syst., pp. 37-40, 2004 |
5 | J. Hughes, K. Jeppson, P. Larsson-Edefors, M. Sheeran, P. Stenstrom, and L. J. Svensson, "FlexSoC : combining flexibility and efficiency in SoC designs," in Proc. IEEE NorChip Conference, pp. 52-55, 2003. |
6 | D. Madhuri, Kedhareswarao, M. Lathad and B. parsad, "Design reconfigurable multipliers based on high speed shannon adders," International Journal of Engineering Research & Technology, vol. 1, no. 7, 2012. |
7 | K. Eshraghian, D. A. Pucknell and S. Eshraghian, Essentials of VLSI circuits and system, Prentice Hall of India, 2005. |
8 | M. Sjalander and P. Larsson-Edefors, "Multiplication acceleration through twin precision," IEEE Trans. Very Large Scale Integrated (VLSI) Systems, vol. 17, no. 9, pp. 1233-1246, 2009. DOI ScienceOn |
9 | O. L. MacSorley, "High-speed arithmetic in binary computers," Proc. IRE, vol. 49, no. 1, pp. 67-91, 1961. DOI ScienceOn |
10 | C.-R. Han, S.-J. Lee, K. Eshraghian, and K. Cho, "Primitive IPs design based on a memristor-CMOS circuit technology," Journal of the Institute of Electronics Engineers of Korea, vol.50, no.4, pp.825-832, 2011. |
11 | L. O. Chua, "Memristor: the missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971. DOI |
12 | L. O. Chua and S. M. Kang, "Memristive devices and systems," in Proc. IEEE, vol. 64, no. 2, pp. 209-223, 1976. DOI ScienceOn |
13 | D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008. DOI ScienceOn |
14 | D. B. Strukov et al, "Hybrid CMOS/memristor circuits," Proc. Int. Symp. Circuits and Systems, pp. 1967-1970, 2010. |
15 | D. Madhuria, R. Kumarc and M. Lathad, "Analysis of reconfigurable multipliers for integer and Galois field multiplication based on high speed adder," Procedia Technology, vol. 6, pp. 90-97, 2012. DOI ScienceOn |