Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.8.143

A Cache buffer and Read Request-aware Request Scheduling Method for NAND flash-based Solid-state Disks  

Bang, Kwanhu (Department of Electrical and Electronic Engineering, Yonsei University)
Park, Sang-Hoon (Department of Electrical and Electronic Engineering, Yonsei University)
Lee, Hyuk-Jun (Department of Computer Science and Engineering, Sogang University)
Chung, Eui-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.8, 2013 , pp. 143-150 More about this Journal
Abstract
Solid-state disks (SSDs) have been widely used by high-performance personal computers or servers due to its good characteristics and performance. The NAND flash-based SSDs, which take large portion of the whole NAND flash market, are the major type of SSDs. They usually integrate a cache buffer which is built from DRAM and uses the write-back policy for better performance. Unfortunately, the policy makes existing scheduling methods less effective at the I/F level of SSDs Therefore, in this paper, we propose a scheduling method for the I/F with consideration of the cache buffer. The proposed method considers the hit/miss status of cache buffer and gives higher priority to the read requests. As a result, the requests whose data is hit on the cache buffer can be handled in advance and the read requests which have larger effects on the whole system performance than write requests experience shorter latency. The experimental results show that the proposed scheduling method improves read latency by 26%.
Keywords
solid-state disk;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Gupta, Y. Kim, and B. Urgaonkar, "Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings," SIGPLAN Not., vol. 44, pp. 229- 240, March 2009.
2 박현철, 신동군, "Solid State Disk를 위한 주소 매핑 기법," 전자공학회지, 제27권, 3호, 271-289쪽, 2010년 3월
3 J. U. Kang, J.-S. Kim, C. Park, H. Park, J. Lee, "A multi-channel architecture for high-performance NAND flash-based storage system," Journal of Systems Architecture, vol. 53, no. 9, pp. 644-658, Sep. 2007.   DOI   ScienceOn
4 Y.-B. Chang, L. P. Chang. "A self-balancing striping scheme for NAND-flash storage systems," In Proceedings of the 2008 ACM symposium on Applied computing (SAC '08) , 2008.
5 C. Park, E. Seo, J.-Y. Shin, S. Maeng, J. Lee, "Exploiting Internal Parallelism of Flash-based SSDs," Computer Architecture Letters , vol.9, no.1, pp.9,12, Jan. 2010.
6 M.K. Qureshi, M.M. Franceschini, "Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing," IEEE 16th International Symposium on High Performance Computer Architecture (HPCA) 2010.
7 Daniel Pierre Bovet, et al., "Understanding the Linux Kernel", Chapter 14.2, 2003.
8 S.-H. Park, S.-H. Ha, K. Bang, E.-Y. Chung, "Design and analysis of flash translation layers for multi-channel NAND flash-based storage devices," Consumer Electronics, IEEE Transactions on, vol.55, no.3, pp.1392-1400, August 2009.   DOI   ScienceOn
9 HY27UH08AG5M, Hynix Semiconductor Inc., www.hynix.com.
10 Y. Liu, L. Cheng, X. Wang, "Commands scheduling optimized flash controller for high bandwidth SSD application," IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) , 2012.