A 2.5 Gb/s Burst-Mode Clock and Data Recovery with Digital Frequency Calibration and Jitter Rejection Scheme
![]() |
Jung, Jae-Hun
(School of Electrical and Electronics Engineering, Chung-Ang University)
Jung, Yun-Hwan (School of Electrical and Electronics Engineering, Chung-Ang University) Shin, Dong Ho (School of Electrical and Electronics Engineering, Chung-Ang University) Kim, Yong Sin (School of Electrical and Electronics Engineering, Chung-Ang University) Baek, Kwang-Hyun (School of Electrical and Electronics Engineering, Chung-Ang University) |
1 | 이성철, 문성용, 문규, "수동 광 가입자망에서의 위상고정루프를 이용한 버스트모드 클럭/데이터 복원회로," 전자공학회 논문지, 제45권 SD편, 제4호, 21-26쪽, 2008년 4월 과학기술학회마을 |
2 | 문성용, 이성철, 문규, "622Mbps급 광 통신망용 버스트모드 클럭/데이터 복원회로 설계," 전자공학회논문지, 제46권 SD편, 제2호, 57-63쪽, 2009년 2월 과학기술학회마을 |
3 |
M. Nogawa, K. Nishimura, S. Kimura, T. Yoshida, T. Kawamura, M. Togashi, K. Kumozaki, Y. Ohtomo, "A 10 Gb/s burst-mode CDR IC in 0.13 |
4 |
P.-S. Han, W.-Y. Choi, "1.25/2.5-Gb/s dual bit-rate burst-mode clock recovery circuits in 0.18- |
5 | C.-F. Liang, H.-L. Chu, S.-I. Liu, "10-Gb/s inductorless CDRs with digital frequency calibration," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.9, pp.2514-2524, Oct. 2008. DOI ScienceOn |
6 |
J. Terada, K. Nishimura, S. Kimura, H. Katsurai, N. Yoshimoto, Y. Ohtomo, "A 10.3 Gb/s burst-mode CDR using a |
7 | C.-F. Liang, S.-C. Hwu, Y.-H. Tu, Y.-L. Yang, H.-S. Li, "A reference-free, digital background calibration technique for gated-oscillator-based CDR/PLL," in Symp. VLSI Circuits Dig. Tech. Papers, pp.14-15, Kyoto, JAPAN, Jun. 2009. |
8 | J. Lee, M. Liu, "A 20-Gb/s burst-mode clock and data recovery circuit using injection-locking technique," IEEE J. Solid-State Circuits, vol.43, no.3, pp.619-630, Mar. 2008. DOI ScienceOn |
9 | S.L.J. Gierkink, "A 2.5 Gb/s run-length-tolerant burst-mode CDR based on a 1/8th-rate dual pulse ring oscillator," IEEE J. Solid-State Circuits, vol.43, no.8, pp.1763-1771, Aug. 2008. DOI ScienceOn |
![]() |