Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.6.099

The Design of Multi-media SoC Platform Based on Core-A Processor  

Xu, Xuelong (Department of Electronics and Electrical Engineering, Pusan National University)
Xu, Jingzhe (Department of Electronics and Electrical Engineering, Pusan National University)
Jung, Seungpyo (Department of Electronics and Electrical Engineering, Pusan National University)
Park, Jusung (Department of Electronics and Electrical Engineering, Pusan National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.6, 2013 , pp. 99-104 More about this Journal
Abstract
Recently smart devices which combine traditional electronic devices and personal computers, such as smart phones and smart TV, have caught people's eyes from all over the world. A multi-media SoC platform which embeds not only a calculating processor but also an operating system could provide an user-customized environment of several types of communication methods to PC or Internet. In this paper, we describe a multi-functioning SoC platform with video, audio and other communicating protocols based on Core-A processor and AMBA buses. To verify the designed multi-media SoC platform, JPEG decoding and ADPCM encoding/decoding algorithms are applied on it and the final decoding results are confirmed by video monitors and audio speakers.
Keywords
Multi-media; SoC; Core-A; AMBA bus; FPGA;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 이종열, 이강, 김시호, 최병윤, 이광엽, "Core-A 프로세서 기반 System-on-Chip 설계", 홍릉과학출판사, 56-71쪽, 2011년
2 "AMBA Specification (Rev 2.0)", ARM Ltd, 1999.
3 "CY7C1354B 9-Mb (256K x36 / 512K x18) Pipelined SRAM Manual", CSC, 38-05114 Rev.*C, pp. 3-7, 2004.
4 "AC '97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound", National Semiconductor, 2004.
5 기안도, "Core-A 프로세서를 활용한 플랫폼 설계", 홍릉과학출판사, 81-108쪽, 2010년
6 허경철, 박형배, 정승표, 박주성, "Core-A를 위한 효율적인 On-Chip Debugger 설계 및 검증", 전자공학회논문지, 제47권 SD편, 제4호, 50-61쪽, 2010 년 4월   과학기술학회마을
7 "Memory Interface Guide(MIG)-DDR1 Memory interface IP", Xilinx, 2010.
8 "Virtex-4 FPGA User Guide", Xilinx, 2008.