1 |
Kang, Jeong-Uk, et al. "A multi-channel architecture for high-performance NAND flash-based storage system." Journal of Systems Architecture 53.9 (2007): 644-658
DOI
ScienceOn
|
2 |
Nam, Eyee Hyun, et al. "Ozone (O3): An out-of-order flash memory controller architecture." Computers, IEEE Transactions on 60.5 (2011): 653-666
DOI
ScienceOn
|
3 |
Park, Seon-yeong, et al. "CFLRU: a replacement algorithm for flash memory." Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. ACM, 2006
|
4 |
공준진, 손홍락, and 설창규. "플래시 메모리 컨트롤러 (Flash Memory Controller) 기술." 전자공학회지, 제39권 제9호 2012.9, page(s): 39-46
과학기술학회마을
|
5 |
정상혁, 송용호. "낸드 플래시 메모리의 응답 지연 시간 최소화를 위한 선점방식 가비지 컬렉션 기법." 정보과학회논문지: 시스템 및 이론 39.6 (2012): 398-404
과학기술학회마을
|
6 |
Sievert, Jerry. "Iometer: The I/O performance analysis tool for servers." (2004).
|