Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.6.188

Dynamic NAND Operation Scheduling for Flash Storage Controller Systems  

Jeong, Jaehyeong (Dept. of Electronics and Computer Engineering, Hanyang University)
Song, Yong Ho (Dept. of Electronic Engineering, Hanyang University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.6, 2013 , pp. 188-198 More about this Journal
Abstract
In order to increase its performance, NAND flash memory-based storage is composed of data buses that are shared by a number of flash memories and uses a parallel technique that can carry out multiple flash memory operations simultaneously. Since the storage performance is strongly influenced by the performance of each data bus, it is important to improve the utilization of the bus by ensuring effective scheduling of operations by the storage controller. However, this is difficult because of dynamic changes in buses due to the unique characteristics of each operation with different timing, cost, and usage by each bus. Furthermore, the scheduling technique for increasing bus utilization may cause unanticipated operation delay and wastage of storage resource. In this study, we suggest various dynamic operation scheduling techniques that consider data bus performance and storage resource efficiency. The proposed techniques divide each operation into three different stages and schedule each stage depending on the characteristics of the operation and the dynamic status of the data bus. We applied the suggested techniques to the controller and verified them on the FPGA platform, and found that program operation decreased by 1.9% in comparison to that achieved by a static scheduling technique, and bus utilization and throughput was approximately 4-7% and 4-19% higher, respectively.
Keywords
NAND Flash Memory; Storage; Controller; Operation Scheduling;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 Kang, Jeong-Uk, et al. "A multi-channel architecture for high-performance NAND flash-based storage system." Journal of Systems Architecture 53.9 (2007): 644-658   DOI   ScienceOn
2 Nam, Eyee Hyun, et al. "Ozone (O3): An out-of-order flash memory controller architecture." Computers, IEEE Transactions on 60.5 (2011): 653-666   DOI   ScienceOn
3 Park, Seon-yeong, et al. "CFLRU: a replacement algorithm for flash memory." Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. ACM, 2006
4 공준진, 손홍락, and 설창규. "플래시 메모리 컨트롤러 (Flash Memory Controller) 기술." 전자공학회지, 제39권 제9호 2012.9, page(s): 39-46   과학기술학회마을
5 정상혁, 송용호. "낸드 플래시 메모리의 응답 지연 시간 최소화를 위한 선점방식 가비지 컬렉션 기법." 정보과학회논문지: 시스템 및 이론 39.6 (2012): 398-404   과학기술학회마을
6 Sievert, Jerry. "Iometer: The I/O performance analysis tool for servers." (2004).