Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.5.094

Flash Translation Layer for Heterogeneous NAND Flash-based Storage Devices Based on Access Patterns of Logical Blocks  

Bang, Kwanhu (Department of Electrical and Electronic Engineering, Yonsei University)
Park, Sang-Hoon (Department of Electrical and Electronic Engineering, Yonsei University)
Lee, Hyuk-Jun (Department of Computer Science and Engineering, Sogang University)
Chung, Eui-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.5, 2013 , pp. 94-101 More about this Journal
Abstract
The market for NAND flash-based storage devices has grown significantly as they rapidly replace traditional disk-based storage devices. Heterogeneous NAND flash-based storage devices using both multi-level cell (MLC) and single-level cell (SLC) NAND flash memories are also actively researched since both types of memories complement each other. Heterogeneous NAND flash-based storage devices suffer from the overheads incurred by migration from SLC to MLC and garbage collection of SLC. This paper proposes a new flash translation layer (FTL) for heterogeneous NAND flash-based storage devices to reduce the overheads by utilizing SLC efficiently. The proposed FTL analyzes the access patterns of logical blocks and selects and stores only logical blocks expected to bring performance improvement in SLC. The experimental results show that the total execution time of heterogeneous NAND flash-based storage devices with our proposed FTL scheme is 35% shorter than that with the previously proposed best FTL scheme.
Keywords
single-level cell; multi-level cell; solid-state drive; flash translation layer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Jung, Y. Song, "Hierarchical use of heterogeneous flash memories for high performance and durability," Consumer Electronics, IEEE Transactions on , vol.55, no.3, pp.1383-1391, August 2009   DOI   ScienceOn
2 S. Im, D. Shin, "ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer, " Journal of Systems Architecture, vol.56, no.12, pp.641-653, December 2010.   DOI   ScienceOn
3 이성진, 김지홍, "SLC/MLC 이종 플래시 저장장치 기술", 전자공학회지, 제37권, 3호, 281-290쪽, 2010 년 3월   과학기술학회마을
4 S.-H. Chang, S.-K. Lee, S.-J. Park, M.-J. Jung, J.-C. Han, I.-S. Wang, K.-H. Lim, J.-H. Lee, J.-H. Kim, W.-K. Kang, T.-K. Kang, H.-S. Byun, Y.-J. Noh, L.-H. Kwon, B.-K. Koo, M. Cho, J.-S. Yang, and Y.-H. Koh, "A 48nm 32gb 8-level nand flash memory with 5.5mb/s program throughput," in IEEE International Solid-State Circuits Conference, pp.240-241, Feb. 2009.
5 HY27UH08AG5M, Hynix Semiconductor Inc., www.hynix.com.
6 S. Lee, K. Ha, K. Zhang, J. Kim, and J. Kim, "FlexFS: a flexible flash file system for MLC NAND flash memory, " in Proc. of the 2009 conference on USENIX Annual technical conference (USENIX'09), pp.9-9, Berkeley, CA, USA, 2009.
7 M. Russinovich, DiskMon for Windows v2.01, http://technet.microsoft.com/en-us/sysinternals/bb 896646.aspx, Nov. 2006.
8 D. Jung, J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee, "Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme", ACM Trans. Embed. Comput. Syst., vol. 9, no.4, pp.1-41, April 2010.
9 A. Gupta, Y. Kim, and B. Urgaonkar, "Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings," SIGPLAN Not., vol. 44, pp. 229- 240, March 2009
10 SNIA, Advancing Storage and Information Technology, http://www.snia.org/