1 |
K. W. Lee, SeokSoon Noh, NaHyun Kim, KeeWon Kwon, and SoYoung Kim, "Comparative study of analog performance of multiple fin tri-gate FinFETs," International Conference on Electronics, Information and Communication, 2012.
|
2 |
W. Yang and J. G. Fossum, "On the feasibility of nanoscale triple gate CMOS transistors," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1159-1164, Jun. 2005.
DOI
ScienceOn
|
3 |
Byung-Kil Choi, Kyoung-Rok Han, Ki-Heung Park, Young-Min Kim, and Jong-Ho Lee, "Study on Electrical Characteristics of Ideal Double-Gate Bulk FinFETs," The Journal of The Institute of Electronics Engineers of Korea, vol43, no. 11, pp. 754-760, Nov. 2006.
|
4 |
J. Kedzierski, M. Ieong, T. Kanarsky, Y. Zhang, and H.-S. P. Wong, "Fabrication of metal-gated FinFETs through complete gate silicidation with Ni," IEEE Trans. Electron Devices, vol. 51, no. 12, pp. 2115-2120, Dec. 2004.
DOI
ScienceOn
|
5 |
L. Wei, F. Boeuf, T. Skotnicki, and H.-S. Philip Wong, "Parasitic Capacitance: Analytical Models and Impact on Circuit-Level Performance," IEEE Trans. Electron Devices, vol. 58, no. 5, pp. 1361-1370, May 2011.
DOI
ScienceOn
|
6 |
Dambrine et al., "what are the limiting parameters of deep submicron MOSFETs for high frequency applications," IEEE Electronic Device Letter., vol. 24, no. 3, pp.189-191, Mar. 2003.
DOI
ScienceOn
|
7 |
Seongjae Cho, Shinichi O'uchi, Kazuhiko Endo, Sang Wan Kim, Younghwan Son, In Man Kang, Meishoku Masahara, James S. Harris, Jr., and Byung-Gook Park, "Rigorous Design of 22-nm Node 4-Terminal SOI FinFETs for Reliable Low Standby Power Operation with Semi-empirical Parameters," Journal of Semiconductor Technology and Science, vol. 10, no. 4, Dec. 2010.
|
8 |
D. Lederer, et al., "Dependence of finFET RF performance on fin width," in Proc. 6th Topical Meeting on SiRF, San Diego, CA, Jan. 18-20, 2006, pp. 4-6.
|
9 |
H. Zhao, Y.-C. Yeo, S. C. Rustagi, and G. S. Samudra, "Analysis of the effects of fringing electric field on FinFET device performance and structural optimization using 3-D simulation," IEEE Trans. Electron Devices, vol. 55, no. 5, pp. 1177-1184, May 2008.
DOI
ScienceOn
|
10 |
H. Lee, J.-H. Lee, Y. J. Park, and H. S. Min, "Characterization issues of gate geometry in multifinger structure for RF-SOI MOSFETs," IEEE Electron Device Lett., vol. 23, no. 5, pp. 288-290, May 2002.
DOI
ScienceOn
|
11 |
Synopsys Sentaurus Device User Guide Ver.E-2010.12.
|
12 |
A. Dixit, A. Kottantharayil, N. Collaert, and K. De Meyer, ""Analysis of the parasitic S/D resistance in multiple-gate FETs,"" IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1132-1140, Jun. 2005.
DOI
ScienceOn
|
13 |
Balasubramanian Murugan, Samar K. Saha and Rama Venkat, "Analysis of Subthreshold Behavior of FinFET using Taurus," Journal of Semiconductor Technology and Science, vol. 7, no. 1, Mar. 2007.
|
14 |
The International Technology Roadmap for Semiconductors(ITRS), 2011
|