1 |
H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, "The impact of random telegraph signals on the scaling of multilevel Flash memories," in Proc. Symp. VLSI Circuits, pp. 112-113, 2006
|
2 |
C. Monzio Compagnoni, R. Gusmeroli, A. S. Spinelli, A. L. Lacaita, M. Bonanomi, and A. Visconti, "Statistical model for random telegraph noise in Flash memories," IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 388-395, Jan. 2008.
DOI
ScienceOn
|
3 |
A. Ghetti, C. Monzio Compagnoni, A. S. Spinelli, and A. Visconti, "Comprehensive analysis of random telegraph noise instability and its scaling in deca-nanometer Flash memories," IEEE Trans. Electron Devices, vol. 56, no. 8, pp. 1746-1752, Aug. 2009.
DOI
ScienceOn
|
4 |
K. N. Kim, "Technology for sub-50nm DRAM and NAND Flash Manufacturing," in Proceeding of IEDM Technical Digest 2005 (Washington, USA, December 5-7, 2005), pp. 323-326.
|
5 |
K.-T. Park, et al., "A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash Memories," J. Solid-State Circuits, IEEE, Vol. 43, no 4, pp. 919-928, Apr, 2008,
DOI
ScienceOn
|
6 |
H. Shim, et al., "Highly Reliable 26nm 64Gb MLC E2NAND (Embedded-ECC & Enhanced efficiency) Flash Memory with MSP (Memory Signal Processing) Controller," VLSI Symp. Technical Digest, 2011, pp. 216-217
|
7 |
J.-D. Lee, J.-H. Choi, D.-G. Park and K.-N. Kim, "Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells," Trans. Electron Device, IEEE, Vol. 4, no 1, pp. 110-117, Mar, 2004,
|
8 |
D.-S. Choi and S.-K. Park "Mechanism of Threshold voltage widening in sub-30nm MLC NAND Flash cells after erase/write cycling," Journal of the Korean Physical Society, Vol. 59, No. 4, pp. 2821-2824, Oct. 2011.
DOI
|
9 |
Y.-H. Koh "NAND Flash scaling beyond 20nm," Memory Workshop, IMW, pp. 1-3, May. 2009.
|
10 |
J.-D. Lee, S.-H. Hur and J.-D. Choi, "Effects of floating-gate interference on NAND Flash memory cell operation," IEEE Electron Device Lett., vol. 23, no. 5, pp. 264-266, May 2002.
|
11 |
M. Park, K. Kim, J.-H. Park and J.-H. Choi, "Direct field effect of neighboring cell transistor on cell-to-cell interference of NAND Flash cell arrays," IEEE Electron Device Lett., vol. 30, no. 2, pp. 174-177, Feb. 2009.
DOI
ScienceOn
|
12 |
T. Hara, et al., "A 8-Gb multi-level NAND flash memory with 70-nm CMOS technology," J. Solid-State circuits, IEEE, Vol. 41, no 1, pp. 161-169. Jan. 2006
DOI
ScienceOn
|