Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.3.078

Adaptive Mapping Information Management Scheme for High Performance Large Sale Flash Memory Storages  

Lee, Yongju (LIG Nex1)
Kim, Hyunwoo (Dept. of Electronics and Computer Engineering, Hanyang University)
Kim, Huijeong (Dept. of Electronics and Computer Engineering, Hanyang University)
Huh, Taeyeong (Dept. of Electronics and Computer Engineering, Hanyang University)
Jung, Sanghyuk (Dept. of Electronics and Computer Engineering, Hanyang University)
Song, Yong Ho (Dept. of Electronic Engineering, Hanyang University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.3, 2013 , pp. 78-87 More about this Journal
Abstract
NAND flash memory has been widely used as a storage medium in mobile devices, PCs, and workstations due to its advantages such as low power consumption, high performance, and random accessability compared to a hard disk drive. However, NAND flash cannot support in-place update so that it is mandatory to erase the entire block before overwriting the corresponding page. In order to overcome this drawback, flash storages need a software support, named Flash Translation Layer. However, as the high performance mass NAND flash memory is getting widely used, the size of mapping tables is increasing more than the limited DRAM size. In this paper, we propose an adaptive mapping information caching algorithm based on page mapping to solve this DRAM space shortage problem. Our algorithm uses a mapping information caching scheme which minimize the flash memory access frequency based on the analysis of several workloads. The experimental results show that the proposed algorithm can increase the performance by up to 70% comparing with the previous mapping information caching algorithm.
Keywords
NAND flash memory; flash translation layer(FTL); mapping information; caching algorithm;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Y. Kim, "DFTL : A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings," pp. 229-240, 2009.
2 S. Jiang, L. Zhang, X. Yuan, H. Hu, and Y. Chen, "S-FTL : An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality."
3 D. Park, S. Member, and B. Debnath, "CFTL : An Adaptive Hybrid Flash Translation Layer with Efficient Caching Strategies," no.September, pp. 1-15, 2011.
4 "Umass Trace Repository: OLTP Application I/O, " http://traces.cs.umass.edu/index.php/storage/storage.
5 "The Transaction Processing Performance Council," http://www.tpc.org.