Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.3.042

A 2-Gbps Simultaneous Bidirectional Inductively-Coupled Link  

Jeon, Minki (Department of Electronics Computer Engineering, Hanyang University)
Yoo, Changsik (Department of Electronics Computer Engineering, Hanyang University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.3, 2013 , pp. 42-49 More about this Journal
Abstract
A simultaneous bidirectional inductively-coupled link is presented. In the conventional inductively-coupled link, data can be bidirectionally transmitted through channel, however not simultaneously. We propose simultaneous bidirectional link for higher data rate with effective echo cancellation technique. Each chip performs TX-mode and RX-mode simultaneously. Instead chip stacking for test, similar test enviroment is realized in a single chip that is fabricated in a $0.13-{\mu}m$ standard CMOS technology.
Keywords
3-D integration; Inductively-coupled link; Simultaneous bidirectional link; Echo cancellation;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Muhannad S.Bakir and James D.Meindl, "Integrated interconnect technologies for 3D nanoelectronic systems," Artech House, pp. 389-478, 2009.
2 H.Ishikuro, N.Miura and T.Kuroda, "Wideband inductive-coupling interface for high-performance portable system," in Proc. IEEE Custom Integr. Circuits Conf., pp. 13-20, 2007.
3 N.Miura et al., "A 1Tb/s 3 W inductive-coupling transceiver for 3D-stacked inter-chip clock and data link," IEEE J.Solid-State Circuits, vol. 42, no. 1, pp. 111-122, Jan. 2007.   DOI   ScienceOn
4 이장우, 유창식, "인덕티브 커플링 송수신 회로를 위한 신호 전달 기법," 전자공학회 논문지, 제48권 SD편, 제7호, 17-22쪽, 2011년 7월   과학기술학회마을
5 Robert J.Drost, and Bruce A.Wooley, "An 8-Gb/s/pin simultaneously bidirectional transceiver in 0.35-$\mu$m CMOS," IEEE J.Solid-State Circuits, vol. 39, no. 11, pp. 1894-1908 Nov. 2004.   DOI   ScienceOn
6 Y.Sugimori et al., "A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking," ISSCC Dig. Tech. Papers, pp.244-246, Feb. 2009.
7 M.Saito et al., "A 2Gb/s 1.8pJ/b/chip inductive-coupling through-chip bus for 128-die NAND-flash memory stacking," ISSCC Dig. Tech. Papers, pp.440-441, Feb. 2010.