1 |
Yamasaki, I. Suzuki, A. Kobayashi, K. Horie, Y. Kobayashi, H. Aoki, H. Hayashi, K. Tada, K. Tsutsumida, and K. Higeta, "External memory BIST for system-in-package," Proceeding of International Test Conference, pp. 1145-1154, Nov. 2005.
|
2 |
A. W. Hakmi, H. J. Wunderlich, C. G. Zoellin, A. Glowatz, F. Hapke, J. Schloeffel, and L. Souef, "Programmable deterministic Built-In Self-Test," Proceeding of IEEE International Test Conference, pp. 1-9, Oct. 2007.
|
3 |
IEEE Computer Society, "IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Standards Board, Feb. 1990.
|
4 |
IEEE Computer Society, "IEEE Standard Testability Method for Embedded Core-based Integrated Circuits," IEEE Standards Board, Aug. 2005.
|
5 |
Y. Park, Y. Lee, I. Choi, and S. Kang, "IEEE std. 1500 based Programmable Memory Built-In Self-Test(BIST) for Embedded Memory in SoC," Proceeding of Korea Test Conference, pp. C-3, Jun. 2012.
|
6 |
S. Hamdioui, A. J. Van de Goor, and M. Rodgers, "March SS: a test for all static simple RAM faults," Proceedings of IEEE International Workshop on Memory Technology, Design and Testing, pp. 95-100, Jul. 2002.
|
7 |
D. Appello, P. Bernardi, A. Fudoli, M. Rebaudengo, M.S. Reorda, V. Tancorre, and M. Violante, "Exploiting Programmable BIST for the Diagnosis of Embedded Memory Cores," Proceeding of IEEE International Test Conference, pp. 379-385, Oct. 2003.
|
8 |
X. Du, N. Mukherjee, C. Hill, W-T. Cheng, and S. Reddy, "A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops," Proceeding of IEEE Asian Test Symposium, pp. 287-292, Nov. 2006.
|
9 |
Y. Park, J. Park, T. Han, and S. Kang, "An Effective Programmable Memory BIST for Embedded Memory," IEICE Transactions on Information and Systems, vol. E92-D, no. 12, pp. 2508-2511, Dec. 2009.
DOI
|
10 |
A. van de Goor, C. Jung, S. Hamdioui, and H. Kukner, "Generic, Orthogonal and Low-cost March Element based Memory BIST," Proceeding of IEEE ITC, pp. 1-10, 2011.
|
11 |
W. L. Wang, K. J. Lee, and J. F. Wang, "An on-chip march pattern generator for testing embedded memory cores," IEEE Transactions on Very Large Scale Integration Systems, vol 9, Issue 5, pp. 730-735, 2001.
DOI
ScienceOn
|