Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.1.166

On-Chip Crossbar Network Topology Synthesis using Mixed Integer Linear Programming  

Jun, Minje (Department of Electrical and Electronic Engineering, Yonsei University)
Chung, Eui-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.1, 2013 , pp. 166-173 More about this Journal
Abstract
As the number of IPs and the communication volume among them have constantly increased, on-chip crossbar network is now the most widely-used on-chip communication backbone of contemporary SoCs. The on-chip crossbar network consists of multiple crossbars and the connections among the IPs and the crossbars. As the complexity of SoCs increases, it has also become more and more complex to determine the topology of the crossbar network. To tackle this problem, this paper proposes an on-chip crossbar network topology method for application-specific systems. The proposed method uses mixed integer linear programming to solve the topology synthesis problem, thus the global optimality is guaranteed. Unlike the previous MILP-based methods which represent the topology with adjacency matrixes of IPs and crossbar switches, the proposed method uses the communication edges among IPs as the basic element of the representation. The experimental results show that the proposed MILP formulation outperforms the previous one by improving the synthesis speed by 77.1 times on average, for 4 realistic benchmarks.
Keywords
mixed integer linear programming;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Jun, S. Yoo, and E. Y. Chung, "Mixed Integer Linear Programming-based Optimal Topology Synthesis of Cascaded Crossbar Switches," Proc. ASPDAC 2008, pp. 583-588, Jan. 2008.
2 M. Jun, S. Yoo, and E. Y. Chung, "Topology Synthesis of Cascaded Crossbar Switches," IEEE Trans. on Computers-Aided Design of Integrated Circuits and Systems, vol. 28, pp. 926-930, Jun. 2009.   DOI   ScienceOn
3 Y. Jang, J. Kim, and C.M. Kyung. "Topology Synthesis for Low Power Cascaded Crossbar Switches." IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, issue 12, pp. 2041-2045, Dec. 2010.   DOI   ScienceOn
4 M. Jun and E.Y. Chung. "Design of On-Chip Crossbar Network Topology using Chained Edge Partitioning." The Computer Journal, vol. 53, issue 7, pp. 904-917, Feb. 2010.   DOI   ScienceOn
5 E.B.Van der Tol, E.G.T.Jaspers,"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform", SPIE 2002, pp. 1-13, Jan, 2002.
6 FICO, [online] http://www.fico.com.
7 J. Yoo, S. Yoo, and K. Choi, "Communication Architecture Synthesis of Cascaded Bus Matrix," Proc. ASPDAC 2007, pp. 171-177, Jan. 2007.
8 J. Yoo, S. Yoo, and K. Choi, "Topology/Floorplan/Pipeline Co-design of Cascaded Crossbar Bus," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 8, pp. 1034-1047, Aug. 2009.   DOI   ScienceOn