1 |
M. Jun, S. Yoo, and E. Y. Chung, "Mixed Integer Linear Programming-based Optimal Topology Synthesis of Cascaded Crossbar Switches," Proc. ASPDAC 2008, pp. 583-588, Jan. 2008.
|
2 |
M. Jun, S. Yoo, and E. Y. Chung, "Topology Synthesis of Cascaded Crossbar Switches," IEEE Trans. on Computers-Aided Design of Integrated Circuits and Systems, vol. 28, pp. 926-930, Jun. 2009.
DOI
ScienceOn
|
3 |
Y. Jang, J. Kim, and C.M. Kyung. "Topology Synthesis for Low Power Cascaded Crossbar Switches." IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, issue 12, pp. 2041-2045, Dec. 2010.
DOI
ScienceOn
|
4 |
M. Jun and E.Y. Chung. "Design of On-Chip Crossbar Network Topology using Chained Edge Partitioning." The Computer Journal, vol. 53, issue 7, pp. 904-917, Feb. 2010.
DOI
ScienceOn
|
5 |
E.B.Van der Tol, E.G.T.Jaspers,"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform", SPIE 2002, pp. 1-13, Jan, 2002.
|
6 |
FICO, [online] http://www.fico.com.
|
7 |
J. Yoo, S. Yoo, and K. Choi, "Communication Architecture Synthesis of Cascaded Bus Matrix," Proc. ASPDAC 2007, pp. 171-177, Jan. 2007.
|
8 |
J. Yoo, S. Yoo, and K. Choi, "Topology/Floorplan/Pipeline Co-design of Cascaded Crossbar Bus," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 8, pp. 1034-1047, Aug. 2009.
DOI
ScienceOn
|