Browse > Article
http://dx.doi.org/10.5573/ieek.2013.50.11.050

Design of a High Throughput Parallel Turbo Decoder  

Lee, Won-Ho (SoC team, AP satellite communications Inc.)
Park, Heemin (Dept. of Computer Software Engineering, Sangmyung University)
Rim, Chong S. (Dept. of CS&E, Sogang University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.50, no.11, 2013 , pp. 50-57 More about this Journal
Abstract
This paper provides a design of high-throughput parallel turbo decoder that is able to decode several packets of various length simultaneously. For high-speed communications, designing of Turbo decoder as parallel structures reduces the long decoding time caused by iterative turbo decode way. Also, by employing the double buffer structure for input and output packets improves the decoder throughput by enabling continuous decoding. Because parallel turbo decoder is designed to be able to decode the packet of the longest length, there exist idle PE's(Processing Element) in the case of decoding packets of short length. The main idea of this paper is to increase the utilization of PE's in parallel Turbo decoder and to improve the decoder throughput by using the idle PE's immediately for the subsequent packets decoding. For this, the control is necessary to enable the concurrent decoding of several short packets and we propose the method of this control. Applying the proposed method, we implemented Turbo Decoder with 32 PE's that can decode packets of 6144 bits maximum. Compared to the conventional Turbo decoder, although the area was increased about 16%, the decoder throughput was improved 28 times for short packets.
Keywords
Turbo Decoder; Parallel Turbo Decoder; Throughput.;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," IEEE International Cpnference on Communication (ICC'93), vol. 2, pp. 1064-1070, May. 1993.
2 J. Hsu, and C. Wang, "A parallel decoding scheme for turbo codes," IEEE International Symposium on Circuits and Systems, Vol. 4. pp. 445-448, June 1998.
3 Y. Zhang, K. K. Parhi, "Parallel Turbo Decoding," IEEE International Symposium on Circuits and Systems, vol. 2, pp. 509-512, May 2004.
4 B. Bougard et al., "A Scalable 8.7nJ/bit 75.6Mb/s Parallel Concatenated Convolutional (Turbo-) CODEC," IEEE ISSCC Dig. Tec. Papers, 2003, pp. 152-153.
5 R. Dobkin, M. Peleg, and R, Ginosar, "Parallel Interleaver Design and VLSI Architecture for Low-Latency Map Turbo Decoders," IEEE Trans. on VLSI Systems, vol. 13, no. 4, pp. 427-438, Apr. 2005.   DOI   ScienceOn