1 |
C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," IEEE International Cpnference on Communication (ICC'93), vol. 2, pp. 1064-1070, May. 1993.
|
2 |
J. Hsu, and C. Wang, "A parallel decoding scheme for turbo codes," IEEE International Symposium on Circuits and Systems, Vol. 4. pp. 445-448, June 1998.
|
3 |
Y. Zhang, K. K. Parhi, "Parallel Turbo Decoding," IEEE International Symposium on Circuits and Systems, vol. 2, pp. 509-512, May 2004.
|
4 |
B. Bougard et al., "A Scalable 8.7nJ/bit 75.6Mb/s Parallel Concatenated Convolutional (Turbo-) CODEC," IEEE ISSCC Dig. Tec. Papers, 2003, pp. 152-153.
|
5 |
R. Dobkin, M. Peleg, and R, Ginosar, "Parallel Interleaver Design and VLSI Architecture for Low-Latency Map Turbo Decoders," IEEE Trans. on VLSI Systems, vol. 13, no. 4, pp. 427-438, Apr. 2005.
DOI
ScienceOn
|