1 |
Kim H.S., et. al. "A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique," IEEE Journal of Solid-State Circuits, Vol. 48, No. 7, 2013.
|
2 |
Nagaraj, K., et. al. "Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops," IEEE Transactions on Circuits and Systems, Vol. 60, Issue: 3, 2013.
|
3 |
Ni Xu, Woogeun Rhee, and Zhihua Wang, "Semi-digital PLL Design for Low-Cost Low-Power Clock Generation," Journal of Electrical and Computer Engineering, Vol. 2011: 1-9, 2011.
|
4 |
B. Razavi, "Design of Analog CMOS Integrated Circuits," Los Angeles: McGraw-Hill, International Edition, 2001.
|
5 |
R. J. Baker, "CMOS: Circuit Design, Layout and Simulation," New Jersey: Wiley-IEEE press, 3rd Edition, 2010.
|
6 |
Jin-Ku Kang and Dong-Hee Kim, "A CMOS Clock and Data Recovery with Two-XOR Phase-Frequency Detector Circuit," The 2001 IEEE International Symposium on Circuits and Systems, ISCAS, 2001.
|
7 |
H. Kondoh, H. Notani, T. Yoshimura and Y. Matsuda, "A 1.5V 250MHz to 3.3V 622MHz CMOS phase locked loop with precharge type CMOS phase detector," IEICE Trans. Electron, Vol.: E78-C, No. 4, pp.381-338, 1995.
|
8 |
H. O. Johansson, "A simple Precharged CMOS Phase Frequency Detector," IEEE Journal of Solid-State Circuits, Vol.: 33, No. 2, pp. 295-299, 1998.
DOI
ScienceOn
|
9 |
D. Efstathiou, "A Digital Loop Filter for a Phase Locked Loop," 17th International Conference on Digital Signal Processing, pp.1-6, 2011.
|
10 |
Ian A. Young, Jeffrey K. Greason, and Keng L. Wong, "A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors," IEEE Journal of Solid-State Circuits, Vol. 27, No. II, pp.1599-1607, 1992.
DOI
ScienceOn
|
11 |
Y. Ji-Ren, I. Karlsson, C. Svensson, "A True Single-Phase-Clock Dynamic CMOS Circuit Technique," IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 5, 1987.
|
12 |
D. Ghai, S. P. Mohanty and E. Kougianos, "Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 9, 2009.
|
13 |
Roland E. Best, "Phase-Locked Loops Design, Simulation and Applications," New York: 6th edition, McGraw-Hill, 2007.
|