1 |
J. V. Team, 'Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification,' ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, pp. 148-159, May 2003
|
2 |
Dae-joon Lee, Yong-jin Jeong, 'VLSI architecture design of CAVLC entropy encoder/decoder for H.264', 한국통신학회 논문지 제30권 5C호, pp. 371-381, May 2005
과학기술학회마을
|
3 |
Esra Sahin, Ilker Hamzaoglu, 'A high performance and low power hardware Architecture for H.264 CAVLC Algorithm', 13th European Signal Process Conference, September 2005
|
4 |
Heng-Yao Lin, Ying-Hong Lu, Bin-Da Liu, Jar-Ferr Yang, 'Low power design of H.264 CAVLC decoder', International Symposium on Circuits and Systems 2006, pp. 2689-2692, May 2006
|
5 |
Guo-Shiuan Yu, Tian-Sheuan Chang, 'A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264', International Symposium on Circuits and Systems 2006, pp. 5583-5586, May 2006
|
6 |
Hsiu-Cheng Chang, Chien-Chang Lin, Jiun-In Guo, 'A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding', International Symposium on Circuits and Systems 2005, pp. 6110-6113, May 2005
|