Browse > Article

Analysis of Power Saving Factor for a DVS Based Multimedia Processor  

Kim Byoung-Il (School of Electrical and Electronics Engineering, Chung-Ang University)
Chang Tae-Gyu (School of Electrical and Electronics Engineering, Chung-Ang University)
Publication Information
Abstract
This paper proposes a DVS method which effectively reduces the power consumption of multimedia signal processor. Analytic derivations of effective range of its power saving factor are obtained with the assumption of a Gaussian distribution for the frame-based computational burden of the multimedia processor. A closed form equation of the power saving factor is derived in terms of the mean-standard deviation of the distribution. An MPEG-2 video decoder algorithm and AAC encoder algorithm are tested on ARM9 RISC processor for the experimental verification of the power saying of the proposed DVS approach. The experimental results with diverse MPEG-2 video and audio files show 50~30% power saving factor and show good agreement with those of the analytically derived values.
Keywords
Low power; voltage scaling; multimedia signal processing;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Chandrakasan, A. P.; Gutnik, V.; Xanthopoulos, T, 'Data driven signal processing: an approach for energy efficient computing,' International Symposium on Low Power Electronics and Design, pp. 347-352, Aug. 1996   DOI
2 Nose, K.; Hirabayashi, M.; Kawaguchi, H.; Seongsoo Lee; Sakurai, T., 'VTH-Hopping Scheme to Reduce Subthreshold Leakage for Low-Power Processors,' IEEE Journal of Solid-State Circuits, Vol. 37, pp. 413-419, Mar. 2002   DOI   ScienceOn
3 Seongsoo Lee; Sakurai, T., 'Run-time Voltage Hopping for Low-power Real-time Systems,' Proceedings of Design Automation Conference, pp. 806-809, June 2000   DOI
4 A. D. Chandrakasan, et al, 'Low-power CMOS digital design,' IEEE J. Solid-State Circuits, vol. 27, no. 4, pp.473-483, Apr. 1992   DOI   ScienceOn